Slack in static timing analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 9, 2006, Pages 1876-1885

  Vygen, Jens ^a  

^a UNIVERSITY OF BONN   (Germany)

Author keywords

Delay budgeting; Physical design; Slack; Slack distribution; Static timing analysis; VLSI design

Indexed keywords

COMPUTER AIDED DESIGN; CONSTRAINT THEORY; DELAY CIRCUITS; MATHEMATICAL MODELS; NUMERICAL ANALYSIS; TIMING CIRCUITS;

DELAY BUDGETING; PHYSICAL DESIGN; SLACK DISTRIBUTION; STATIC TIMING ANALYSIS; TIMING CONSTRAINT;

VLSI CIRCUITS;

EID: 33748099154     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.858348     Document Type: Article

References (20)

1. V. D. Agrawal, "Synchronous path delay analysis in MOS circuit simulator," in Proc. DAC, Las Vegas, NV, 1982, pp. 629-635.
2. C. Albrecht, "Zwei kombinatorische Optimierungsprobleme in VLSI-Design: Optimierung der Zykluszeit und der Slackverteilung und globale Verdrahtung," Ph.D. dissertation, Res. Inst. Discrete Math., Univ. Bonn, Bonn, Germany, 2001.
3. C. Albrecht, B. Korte, J. Schietke, and J. Vygen, "Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip," Discrete Appl. Math., vol. 123, no. 1-3, pp. 103-127, Nov. 2002.
4. D. Blaauw, V. Zolotov, S. Sundareswaran, C. Oh, and R. Panda, "Slope propagation in static timing analysis," in Proc. ICCAD, San Jose, CA, 2000. pp. 338-343.
5. E. Bozorgzadeh, S. Ghiasi, A. Takahashi, and M. Sarrafzadeh, "Optimal integer delay budgeting on directed acyclic graphs," in Proc. DAC, Anaheim, CA, 2003, pp. 920-925.
6. C. Chen, E. Bozorgzadeh, A. Srivastava, and M. Sarrafzadeh, "Budget management with applications," Algorithmica, vol. 34, no. 3, pp. 261-275, Jul. 2002.
7. C. Chen, X. Yang, and M. Sarrafzadeh, "Predicting potential performance for digital circuits," IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 21, no. 3, pp. 253-262, Mar. 2002.
8. S. Held, "Algorithmen für Potential-Balancierungs-Probleme und Anwendungen im VLSI-Design," Diploma thesis, Res. Inst. Discrete Math., Univ. Bonn, Bonn, Germany, 2001.
9. R. B. Hitchcock, G. L. Smith, and D. D. Cheng, "Timing analysis of computer hardware," IBM J. Res. Develop., vol. 26, no. 1, pp. 100-105, Jan. 1982.
10. N. P. Jouppi, "Timing analysis for nMOS VLSI," in Proc. DAC, Miami Beach, FL, 1983, pp. 411-418.
11. B. Korte and J. Vygen, Combinatorial Optimization: Theory and Algorithms, 3rd ed. Berlin: Springer-Verlag, 2006.
12. I. S. Kourtev and E. G. Friedman, Timing Optimization Through Clock Skew Scheduling. Boston, MA: Kluwer, 2000.
13. J.-F. Lee, D. L. Ostapko, J. Soreff, and C. K. Wong, "On the signal bounding problem in timing analysis," in Proc. ICCAD, San Jose, CA, 2001. pp. 507-514.
14. R. Nair, C. L. Berman, P. S. Hauge, and E. J. Yoffa, "Generation of performance constraints for layout," IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 8, no. 8, pp. 860-874, Aug. 1989.
15. K. Ousterhout, "A switch-level timing verifier for digital MOS VLSI," IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. CAD-4, no. 3, pp. 336-349, Jul. 1985.
16. H. Schneider and M. H. Schneider, "Max-balancing weighted directed graphs and matrix scaling," Math. Oper. Res., vol. 16, no. 1, pp. 208-222, 1991.
17. J. Vygen, 'Theory of VLSI layout," Habilitation thesis, Res. Inst. Discrete Math., Univ. Bonn, Bonn, Germany, 2001.
18. C.-Y. Yeh and M. Marek-Sadowska, "Delay budgeting in sequential circuit with application on FPGA placement," in Proc. DAC. Anaheim, CA, 2003, pp. 202-207.
19. N. E. Young, R. E. Tarjan, and J. B. Orlin, "Faster parametric shortest path and minimum balance algorithms," Networks, vol. 21, no. 2, pp. 205-221, 1991.
20. H. Youssef, R.-B. Lin, and E. Shragowitz, "Bounds on net delays for VLSI circuits," IEEE Trans. Circuits Syst. II, Analog Digit, Signal Process., vol. 39, no. 11, pp. 815-824, Nov. 1992.