Microgrids - The exploitation of massive on-chip concurrency

Advances in Parallel Computing

Volumn 14, Issue C, 2005, Pages 203-223

  Jesshope, C R ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 33747485067     PISSN: 09275452     EISSN: None     Source Type: Book Series    
DOI: 10.1016/S0927-5452(05)80012-7     Document Type: Article

References (23)

1. In: Burger D., and Goodman J.R. (Eds). IEEE computer. Theme Feature on "Billion Transistor Architectures 30 (1997) 9
2. 2003 Edition. ITRS. International Technology Roadmap for Semiconductors (2003). http://public.itrs.net/Files/2003ITRS/Home2003.htm
3. Homewood M., May D., Shepherd D., and Shepherd R. The IMS T800 Transputer. IEEE Micro, October 1987 (1987) 10-26
4. March 1995. Wulf W.A., and McKee S.A. Hitting the Memory Wall: Implications of the Obvious. Computer Architecture News 23 1 (1995) 20-24
5. th ann. IEEE/ACM Int. Symp. on Microarchitecture (MICRO-30) (1997), IEEE 149-159
6. nd Intl. Symp. Computer Architecture (ISCA 95) (1995), IEEE 414-425
7. Rixner S., et al. Register organization for media processing. Proceedings of the 6th International Symposium on High-Performace Computer Architecture. Janary 2000 (2000), IEEE 375-386
8. Berger D., et al. Scaling to the end of silicon with EDGE architectures. IEEE Computer 37 7 (2004) 44-55 IEEE
9. Fisher J.A., et al. Parallel processing: a smart compiler and a dumb machine. Proc 1984 SIGPLAN Symp. Compiler Construction (1984), ACM Press 37-47
10. Bolychevsky A., Jesshope C.R., and Muchnick V.B. Dynamic schedlung in RISC architectures. IEE Trans. E, Computers and Digital Techniques 143 (1996) 309-317
11. Jesshope C.R. Implementing an efficient vector instruction set in a chip multiprocessor using microthreaded pipellines. No. 4. Proc. ACSAC 2001. Australia Computer Science Communications Vol 23 (2001), IEE Computer Society, Los Alimitos, USA. 0-7695-0954-1 80-88 Brisbane, Australia, 29-30 Jan 2001
12. ISSN: 1445-13336. Luo B., and Jesshope C. Performance of a Microthreaded Pipeline. Melbourne, Australia, 28 Jan-2 Feb, 2002. In: Feipei L., and John M. (Eds). Proc. 7th Asia-Pacific conference on Computer systems archiecture Volume 6 (2002), Australian Computer Society, Inc, Darlinghurst, Australia. 0-909925-84-4 83-90
13. Jesshope C.R. Samos (2003)
14. (Feb. 17). Gwennap L. DanSoft develops VLIW design. Microproc. Report 11 2 (1997) 18-22
15. Solihin Y., Lee J., and Torrellas J. Correlation Prefetching with a User-Level Memory Thread. IEEE Trans. on Parallel and Distributed Systems vol. 14 no. 6 (2003)
16. Balasubramonian R., Dwarkadas S., and Albonesi D.H. Dynamically allocating processor resources between nearby and distant ILP. Proc. Intl. Symp. on Computer Architecture (2001)
17. Chappell R., Stark J., Kim S., Reinhardt S., and Patt Y. Simultaneous subordinate microthreading (SSMT). Proc. Intl. Symposium on Computer Architecture (1999)
18. Redstone J., Eggers S.J., and Levy H.M. An analysis of operating system behavior on a simultaneous multithreaded architecture. Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (2000)
19. Zilles C., and Sohi G. Execution-based prediction using speculative slices. Proc. Intl. Symposium on Computer Architecture (2001)
20. th Intl. Symp. On High Performance Computer Architecture (HPCA-9) (2003), IEEE 19
21. Nikhil R.S., Papadopoulos G.M., and Arvind. T: A multithreaded massively parallel architecture. Proc. Intl. Symposium on Computer Architecture (1992)
22. Papadopoulos G.M. Implementation of a general-purpose dataflow multiprocessor (1991), The MIT Press, Cambridge MA 0-073-08835-1
23. Maidenhead UK. Austin Jr. J.H. The Burroughs Scientific Processor. In: Jesshope, and Hockney (Eds). Infotech State of the Art report: Supercomputers Vol 2 (1979) 1-31