Congestion modeling for reconfigurable inter-processor networks

International Workshop on System Level Interconnect Prediction, SLIP

Volumn 2006, Issue , 2006, Pages 59-66

  Heirman, W ^a   Dambre, J ^a   Van Campenhout, J ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

Congestion; Interconnection network; Prediction; Reconfiguration

Indexed keywords

COMPUTER SIMULATION; CONGESTION CONTROL (COMMUNICATION); MATHEMATICAL MODELS; MULTIPROCESSING SYSTEMS; PACKET NETWORKS; QUEUEING NETWORKS; TELECOMMUNICATION TRAFFIC;

MULTIPROCESSOR COMMUNICATION NETWORKS; NETWORK TRAFFIC; PACKET LATENCY; RECONFIGURATION;

INTERCONNECTION NETWORKS;

EID: 33747307821     PISSN: None     EISSN: 15445631     Source Type: Conference Proceeding    
DOI: 10.1145/1117278.1117292     Document Type: Conference Paper

References (8)

1. W. Heirman, I. Artundo, L. Desmet, J. Dambre, C. Debaes, H. Thienpont, and J. Van Campenhout. Speeding up multiprocessor machines with reconfigurable optical interconnects. In Proc. SPIE Vol. 6124, Optoelectronic Integrated Circuits VIII, Photonics West, San Jose, California, January 2006.
2. W. Heirman, J. Dambre, D. Stroobandt, J. Van Campenhout, C. Debaes, and H. Thienpont. Prediction model for evaluation of reconfigurable interconnects in distributed shared-memory systems. In Proceedings of the 2005 International Workshop on System Level Interconnect Prediction (SLIP'05), pages 51-58, San Francisco, California, April 2005. ACM Press.
3. W. Heirman, J. Dambre, J. Van Campenhout, C. Debaes, and H. Thienpont, Traffic temporal analysis for reconfigurable interconnects in shared-memory systems. In Proceedings of the 19th IEEE International Parallel & Distributed Processing Symposium, page 150, Denver, Colorado, April 2005. IEEE Computer Society.
4. D. Lenoski, J. Laudon, K. Gharachorloo, W.-D. Weber, A. Gupta, J. L. Hennessy, M. Horowitz, and M. S. Lam. The Stanford DASH multiprocessor. IEEE Computer, 25(3):63-79, March 1992.
5. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, February 2002.
6. D. A. B. Miller and H. M. Ozaktas. Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture. Journal of Parallel and Distributed Computing, 41(1):42-52, 1997.
7. T. Robertazzi. Computer Networks & Systems: Queueing Theory and Performance Evaluation. Springer, 2000.
8. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22th International Symposium on Computer Architecture, pages 24-36, Santa Margherita Ligure, Italy, 1995.