Novel FPGA-based implementation of median and weighted median filters for image processing

Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL

Volumn 2005, Issue , 2005, Pages 142-147

  Fahmy, Suhaib A ^a   Cheung, Peter Y K ^a   Luk, Wayne ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; IMAGE PROCESSING; MATHEMATICAL TRANSFORMATIONS; RESOURCE ALLOCATION; THROUGHPUT;

HETEROGENEOUS RESOURCES; MEDIAN FILTERING; WEIGHTED MEDIAN FILTERS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33746933845     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515713     Document Type: Conference Paper

References (11)

1. A. Kadyrov and M. Petrou, "The Trace Transform and its applications," IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 23, no. 8, pp. 811-828, 2001.
2. M. Petrou and A. Kadyrov, "Affine invariant features from the Trace Transform," IEEE Transactions on Pattern Analysis and Machine Intelligence., vol. 26, no. 1, pp. 30-44, 2004.
3. D. Richards, "VLSI median filters," IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 38, no. 1, pp. 145-53, 1990.
4. G. Bates and S. Nooshabadi, "FPGA implementation of a median filter," in Proceedings of IEEE TENCON '97 IEEE Region 10 Annual Conference. Speech and Image Technologies for Computing and Telecommunications, 2-4 Dec. 1997, vol. vol.2. Brisbane, Qld., Australia: IEEE, 1997, pp. 437-40.
5. M. Karaman, L. Onural, and A. Atalar, "Design and implementation of a general-purpose median filter unit in CMOS VLSI," IEEE Journal of Solid-State Circuits, vol. 25, no. 2, pp. 505-13, 1990.
6. H.-S. Yu, J.-Y. Lee, and J.-D. Cho, "A fast VLSI implementation of sorting algorithm for standard median filters," in Twelfth Annual IEEE International ASIC/SOC Conference, 15-18 Sept. 1999. Washington, DC, USA: IEEE, 1999, pp. 387-90.
7. C.-T. Chen, L.-G. Chen, and J.-H. Hsiao, "VLSI implementation of a selective median filter," IEEE Transactions on Consumer Electronics, vol. 42, no. 1, pp. 33-42, 1996.
8. L. Breveglieri and V. Piuri, "Digital median filters," Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 31, no. 3, pp. 191-206, 2002.
9. A. Burian and J. Takala, "VLSI-efficient implementation of full adder-based median filter," in 2004 IEEE International Symposium on Circuits and Systems, 23-26 May 2004, vol. Vol.2. Vancouver, BC, Canada: IEEE, 2004, pp. 817-20.
10. G. Angelopoulos and I. Pitas, "A fast implementation of two-dimensional weighted median filters," in Proceedings of 12th International Conference on Pattern Recognition, 9-13 Oct. 1994, vol. vol.3. Jerusalem, Israel: IEEE Comput. Soc. Press, 1994, pp. 140-2.
11. L. Hayat, M. Fleury, and A. Clark, "Two-dimensional median filter algorithm for parallel reconfigurable computers," IEE Proc. Vision, Image and Signal Processing, vol. 142, no. 6, pp. 345-50, 1995.