VLSI1efficient implementation of full adder-based median filter

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 2, Issue , 2004, Pages

  Burian, Adrian ^a   Takala, Jarmo ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; REAL TIME SYSTEMS; SIGNAL PROCESSING; VLSI CIRCUITS;

FULL ADDERS (FA); HARDWARE IMPLEMENTATION; LINEAR ARRAYS; MEDIAN FILTERS;

ELECTRIC FILTERS;

EID: 4344659737     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. J. Astola and P. Kuosmanen, Fundamentals of Nonlinear Digital Filtering, CRC Press, Boca Raton, New York, 1997.
2. D.S. Richards, "VLSI median filters," IEEE Trans. Acoustic, Speech, and Signal Processing, vol. 38, no. 1, pp. 145-153, 1990.
3. A.L. Fisher, "Systolic algorithms for running order statistics in signal and image processing," J. Digital Systems, vol. 4, no. 5, pp. 251-264, 1984.
4. C. Chakrabarti and L.Y. Wang, "Novel sorting network-based architectures for rank order filters," IEEE Trans. VLSI Systems, vol. 2, no. 12, pp. 502-507, 1994.
5. N. Demassieux, F. Jutand, and M. Dana, "A low cost custom IC for real-time image median in filtering," Proc. Custom IC Conf., pp. 166-169, 1986.
6. C.C. Lin and C.J. Kuo, "Two-dimensional rank-order filter by using max-min sorting network," IEEE Trans. Circuits and Systems for Video Technology, vol. 8, no. 8, pp. 941-947, 1998.
7. K.J. Liszka and K.E. Batcher, "A modulo merge sorting network," Proc. IEEE, pp. 164-169, 1992.
8. K. Oflazer, "Design and implementation of a single chip 1 -D median filter," IEEE Trans. Acoustic, Speech, and Signal Processing, vol. 31, no. 5, pp. 1164-1168, 1983.
9. K. Chen, "Bit serial realization of a class of nonlinear filters based on positive boolean functions," IEEE Trans. Circuits and Systems, vol. 36, no. 6, pp. 785-794, 1989.
10. C.L. Lee and C.W. Jen, "A bit-sliced median filter design based on majority gate," Proc. IEE, vol. 139, no. 1, pp. 63-71, 1992.
11. N.R. Murty and M.N.S. Swarmy, "On the VLSI implementation of real-time order statistic filters," IEEE Trans. Signal Processing, vol. 40, no. 5, pp. 1241-1252, 1992.
12. A.D. Sanchez, J.R. Angulo, A. Lopez, and E.S. Sinencio, "A fully parallel CMOS analog median filter," Proc. Int. Symp. Circuits and Systems, vol. 2, pp. 593-596, 2000.
13. J.R Fitch, E.J. Coyle, and N.L. Gallagher Jr., "Median filtering by threshold decomposition." IEEE Trans. Acoustic, Speech, and Signal Processing, vol. 32, no. 6, pp. 1183-1188, 1984.
14. M. Alioto and G. Palumbo, "Analysis and comparison of FA block in submicron technology," IEEE Trans. VLSI Systems, vol. 10, no. 6, pp. 806-823, 2002.
15. M.D. Ercegovan, T. Lang, J.H. Moreno, Introduction to Digital Systems, John Wiley & Sons, Inc., 1999.