Architectural enhancements for network congestion control applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 6, 2006, Pages 609-615

  Lee, Byeong Kil ^a,b   John, Lizy Kurian ^a,c   John, Eugene ^a,d  

^a IEEE   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c The University of Texas at Austin   (United States)

^d The University of Texas at San Antonio   (United States)

Author keywords

Congestion control; Hardware acceleration; Network processor; Parallelism

Indexed keywords

HARDWARE ACCELERATION; NETWORK PROCESSOR; PARALLELISM; RANDOM EARLY DETECTION (RED);

ALGORITHMS; MATHEMATICAL MODELS; NETWORK PROTOCOLS; PACKET NETWORKS; PROGRAM PROCESSORS; QUEUEING NETWORKS; REDUCED INSTRUCTION SET COMPUTING; SCHEDULING; THROUGHPUT;

CONGESTION CONTROL (COMMUNICATION);

EID: 33746925229     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.878211     Document Type: Article

References (24)

1. P. Crowley, M. Fiuczynski, J. Baer, and B. Bershad, "Characterizing processor architectures for programmable network interfaces," in Proc. Int. Conf. Supercomput., 2000, pp. 54-65.
2. X. Xiao and L. M. Ni, "Internet QoS: A big picture," IEEE Network, vol. 13, no. 2, pp. 8-18, Mar./Apr. 1999.
3. G. Memik, W. Mangione-smith, and W. Hu, "NetBench: A benchmarking suite for network processors," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2001, pp. 39-42.
4. D. C. Burger and T. M. Austin, "The SimpleScalar toolset," Comput. Arch. News, vol. 25, no. 3, pp. 13-25, Jun. 1997.
5. T. Wolf and M. Franklin, "CommBench - A telecommunications benchmark for network processors," in Proc. Int. Symp. Perform, Anal, Syst. Softw., 2000, pp. 154-162.
6. S. Melvin, M. Nemirovsky, E. Musoll, J. Huynh, R. Milito, H. Urdaneta, and K. Saraf, "A massively multi-threaded packet processor, workshop on network processors," in Proc. NP2/HPCA-9, 2003, pp. 64-74.
7. B. Lee and L. John, "NpBench: A benchmark suite for control plane and data plane applications for network processors," in Proc. Int. Conf. Comput. Des. (ICCD'03), 2003, pp. 226-233.
8. N. Shah, "Understanding Network Processors," M.S. thesis, Univ. California, Berkeley, 2001.
9. D. Stiliadis and A. Varma, "Efficient fair-queuing algorithms for packet-switched networks," IEEE/ACM Trans. Netw., vol. 6, no. 2, pp. 175-185, Apr. 1998.
10. B. Branden, "Recommendations on queue management and congestion avoidance in the internet," IETF Internet Draft, vol. RFC 2309, Apr. 1997.
11. A. Nemirovsky, "Towards characterizing network processors: Needs and challenges," Xstream Logic, White Paper, 2000.
12. J. Williams, "Architectures for network processing," in Proc. IEEE Int. Symp. VLSI Technol. Syst. Appl., 2001, pp. 61-64.
13. D. Talla, L. John, and D. Burger, "Bottlenecks in multimedia processing with SIMD style extensions and architectural enhancements," IEEE Trans. Comput., vol. 52, no. 8, pp. 1015-1031, Aug. 2003.
14. A. Demers, S. Keshav, and S. Shenker, "Analysis and simulation of a fair queuing algorithm," in ACM SIGCOMM, 1989, pp. 1-12.
15. S. Floyd and V. Jacobson, "Random early detection gateways for congestion avoidance," IEEE Trans. Netw., vol. 1, no. 4, pp. 397-413, Aug. 1993.
16. H. Liu, "A trace driven study of packet level parallelism," in Proc. Int. Conf. Commun. (ICC), 2002, pp. 2191-2195.
17. J. R. Smith, R. Mohan, and C. Li, "Content-based transcoding of images in the internet," in Proc. IEEE Conf. Image Process. (ICIP-98), 1998, pp. 7-11.
18. R. Han, "Dynamic adaptation in an image transcoding proxy for mobile web browsing," IEEE Personal Commun. Mag., vol. 5, no. 6, pp. 8-17, 1998.
19. Synopsys Design Vision - Products and Solutions Synopsys Inc., Mountain View, CA, 2006 [Online]. Available: http://www.synopsys.com/
20. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proc. 27th Int. Symp. Comput. Arch. (ISCA), 2000, pp. 83-94.
21. SPEC CPU2000 Standard Performance Evaluation Corporation (SPEC), Warrenton, VA, 2005 [Online]. Available: http://www.spec.org/osg/cpu2000/
22. M. A. Franklin, P. Crowley, H. Hadimioglu, and P. Onufryk, Network Processor Design: Issues and Practices, ser. The Morgan Kaufmann Series in Computer Architecture and Design. San Mateo, CA: Morgan Kaufmann, 2003, vol. 1.
23. C. Fraleigh, C. Diot, S. Moon, P. Owezarski, D. Papagiannaki, and F. Tobagi, "Experiences monitoring backbone IP networks," in Proc.Workshop Passive Active Measurem. Internet, 2001, pp. 12-22.
24. B. K. Lee, L. K. John, and E. John, "Architectural support for accelerating congestion control applications in network processors," in Proc. IEEE 16th Int. Conf. Appl.-Specific Syst. Arch. Process. (ASAP), 2005, pp. 169-175.