Rescheduling for optimized SHA-1 calculation

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4017 LNCS, Issue , 2006, Pages 425-434

  Chaves, Ricardo ^a,b   Kuzmanov, Georgi ^b   Sousa, Leonel ^a   Vassiliadis, Stamatis ^b  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

^b Computer Engineering Lab TUDelft ^*  (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; FUNCTION EVALUATION; INFORMATION DISSEMINATION; INFORMATION TECHNOLOGY; METRIC SYSTEM; OPTIMIZATION; SCHEDULING;

CONSTANT INITIALIZATION; FRAGMENTED MESSAGES; HARDWARE RESOURCES; INITIALIZATION VECTORS;

COMPUTER HARDWARE;

EID: 33746706915     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11796435_43     Document Type: Conference Paper

References (10)

1. Klima, V.: Finding MD5 collisions a toy for a notebook, Cryptology ePrint Archive, Report 2005/075 (2005)
2. Wang, X., Yin, Y.L., Yu, H.: Finding collisions in the full sha-1. In Shoup, V., ed.: CRYPTO. Volume 3621 of Lecture Notes in Computer Science., Springer (2005) 17-36
3. Lien, R., Grembowski, T., Gaj, K.: A 1 Gbit/s partially unrolled architecture of hash functions SHA-1 and SHA-512. In: CT-RSA. (2004) 324-338
4. Sklavos, N., Alexopoulos, E., Koufopavlou, O.G.: Networking data integrity: High speed architectures and hardware implementations. Int. Arab J. Inf. Technol. 1 (2003)
5. Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K., Kuzmanov, G., Panainte, E.M.: The Molen Polymorphic Processor, IEEE Transactions on Computers 53 (2004) 1363-1375
6. NIST: Announcing the standard for secure hash standard, FIPS 180-1. Technical report, National Institute of Standards and Technology (1995)
7. NIST: The keyed-hash message authentication code (HMAC), FIPS 198. Technical report, National Institute of Standards and Technology (2002)
8. CAST: SHA-1 Secure Hash Algorithm Cryptoprocessor Core. http://http://www.cast-inc.com/ (2005)
9. HELION: Fast SHA-1 Hash Core for Xilinx FPGA. http://www.heliontech.com/ (2005)
10. Lu, J., Lockwood, J.: IPSec Implementation on Xilinx Virtex-II Pro FPGA and Its Application, In: Proceedings. 19th IEEE International Parallel and Distributed Processing Symposium, (2005) 158b-158b