Automatic hardware-efficient SoC integration by QoS network on chip

11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004

Volumn , Issue , 2004, Pages 479-482

  Bolotin, Evgeny ^a   Morgenshtein, Arkadiy ^a   Cidon, Israel ^a   Ginosar, Ran ^a   Kolodny, Avinoam ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; COMPUTER HARDWARE; FABRICATION; QUALITY OF SERVICE; COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT DESIGN; INTEGRATION; NETWORK-ON-CHIP; PROGRAMMABLE LOGIC CONTROLLERS; SERVERS;

FILTER CONFIGURATION; QUALITY OF SERVICE NOC (QNOC); SYSTEM MODULES;

MICROPROCESSOR CHIPS; CHAINS;

DESIGN CONSIDERATIONS; INTEGRATION METHOD; MODULE INTEGRATION; NETWORK-ON-CHIP ARCHITECTURES; NETWORKS ON CHIPS; QOS NETWORKS; QUALITY-OF-SERVICE; SERVICES NETWORK; SYSTEM-ON-CHIP INTEGRATION; SYSTEMS-ON-CHIP;

EID: 27644469931     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, "QNoC: QoS Architectmre and Design Process for Networks on Chip", Journal of Systems Architecture, special issue on Network on Chip, vol. 50, February, pp. 105-128, 2004.
2. E.Bolotin, I.Cidon, R. Ginosar and A. Kolodny, "Cost Considerations in Network on Chip", Integration - the VLSI Journal, special issue on Network on Chip, 2004.
3. William J. Dally and Brian Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", DAC 2001, Las Vegas, Nevada, USA, June, 2001.
4. John Dielissen, Andrei Radulescu, Kees Goossens, and Edwin Rijpkema, "Concepts and Implementation of the Philips Network-on-Chip". IP-Based SOC Design, Grenoble, November, 2003.
5. Jian Liu, Li-Rong Zheng and Hannu Tenhunen, "Interconnect intellectual property for Network-on-Chip (NoC)", Journal of Systems Architecture special issue on Network on Chip, vol. 50, February 2004.
6. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, "Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", Design Automation Conference, June, 2001.
7. Luca Benini, Giovanni De Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computer, no. 35, vol. 1, pp. 70-78, 2002.
8. Shashi Kumar, Axel Jantsch, Juha-Pekka Soininen, Martti Forsell, Mikael Millberg, Johny Oberg, Kari Tiensyrja and Ahmed Hemani, "A Network on Chip Architecture and Design Methodology", Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2002.
9. J. Soinen, H. Heusala, "A design Methodology for NoC based Systems", Networks on Chip, Kluwer Academic Publishers, Boston, pp. 19-38, 2003.
10. Ahmed Hemani, Axel Jantsch, Shashi Kumar, Adam Postula, Johnny Oberg, Mikael Millberg, Dan Lindqvist, "Network on a Chip: An architecture for billion transistor era", In Proceeding of the IEEE NorChip Conference, November, 2000.
11. Pierre Guerrier, Alain Greiner,"A generic architecture for on-chip packet-switched interconnections", Proceedings of Design, Automation and Test in Europe Conference and Exhibition., pp. 250-256, 2000.
12. E.Rijpkema, K. Goosens and P. Wielage, "A Router Architecture for Networks on Silicon", Proceedings of Progress, 2nd workshop on embedded systems, 2001.
13. K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielage, "Networks on Silicon: Combining Best-Effort And Guaranteed Services", DATE 2002, Design automation and test conference, March, 2002.
14. Paul Wielage and Kees Goossens, "Networks on Silicon: Blessing or Nightmare?", Euromicro Symposium On Digital System Design (DSD 2002), Dortmund, Germany, September, 2002.
15. "AMBA Specification", Arm Inc, May, 1999.
16. "The CoreConnect Bus Architecture", IBM, 1999.
17. Drew Wingard, "MicroNetwork-based integration of SOCs", In Proceedings of the 38th Design Automation Conference, June, 2001.
18. The International Technology Roadmap for Semiconductors (ITRS) 2003 edition. Design Chapter.
19. Specman Elite by Verisity (www.verisity.com)
20. OpenVera by Synopsis (www.synopsis.com)
21. SystemC (www.systemc.org)
22. W. J. Dally, "A VLSI Architecture for Concurrent Data Structures", Kluwer Academic Publishers, 1987.