Real-time realisation of noise-immune gradient-based edge detector

IEE Proceedings: Computers and Digital Techniques

Volumn 153, Issue 4, 2006, Pages 261-269

  Hsiao, P Y ^a   Chen, C H ^b   Wen, H ^a   Chen, S J ^b  

^a CHANG GUNG UNIVERSITY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DIGITAL FILTERS; DIGITAL SIGNAL PROCESSING; EDGE DETECTION; FIELD PROGRAMMABLE GATE ARRAYS; PIPELINE PROCESSING SYSTEMS; SPURIOUS SIGNAL NOISE;

EFFICIENT HARDWARE MAPPING; GAUSSIAN SMOOTHING FILTER; ONE-PIXEL-EDGE LOCALIZATION; PROCESSING FRAME RATE;

REAL TIME SYSTEMS;

EID: 33745683345     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:20050199     Document Type: Article

References (18)

1. Forsyth, D.A., and Ponce, J.: ' Computer vision: a modern approach ', (Prentice-Hall, New Jersey 2002)
2. Lorca, F.G., Kessal, L., and Demigny, D.: ' Efficient ASIC and FPGA implementations of IIR filters for real time edge detection ', Int. Conf. on Image Processing, October 26-29 1997, p. 406-409
3. Hsiao, P.Y., Hua, C.H., and Lin, C.C.: ' A novel FPGA architectural implementation of pipelined thinning algorithm ', IEEE Int. Symp. on Circuits and Systems, Vancouver, Canada, May 23-26 2004, p. 593-596
4. Huang, S.S., Chen, C.J., Hsiao, P.Y., and Fu, L.C.: ' On-board vision system for lane recognition and front-vehicle detection to enhance driver's awareness ', IEEE Int. Conf. on Robotics and Automation, New Orleans, LA, USA, 26 April-1 May 2004, p. 2456-2461
5. Gonzalez, R.C., and Woods, R.E.: ' Digital image processing ', 2nd (Prentice-Hall, New Jersey 2002)
6. McBader, S., and Lee, P.: ' An FPGA implementation of a flexible, parallel image processing architecture suitable for embedded vision systems ', Proc. 2nd Int. Symp. on Parallel and Distributed Processing, April 22-26 2003, p. 228-232
7. Dung, L.R., and Lin, M.C.: ' A maskable memory architecture for rank-order filtering ', IEEE Trans. Consum. Electron., 2004, 50, (2), p. 558-564
8. Basu, M., and Woods, R.E.: ' Gaussian-based edge-detection methods - a survey ', IEEE Trans. Syst., Man, Cybern. C, Appl. Rev., 2002, 32, (3), p. 252-260
9. Alzahrani, F.M., and Chen, T.: ' A real-time edge detector: algorithm and VLSI architecture ', Real-Time Imaging, 1997, 3, (5), p. 363-378
10. Canny, J.: ' A computational approach to edge detection ', IEEE Trans. Pattern Anal. Mach. Intell., 1986, 8, (6), p. 679-698
11. Demigny, D.: ' On optimal linear filtering for edge detection ', IEEE Trans. Image Process., 2002, 11, (7), p. 728-737
12. Boo, M., Antelo, E., and Bruguera, J.D.: ' VLSI implementation of an edge detector based on Sobel operator ', 20th EUROMICRO Conf., September 5-8 1994, p. 506-512
13. Hajjar, A., and Chen, T.: ' A VLSI architecture for real-time edge linking ', IEEE Trans. Pattern Anal. Mach. Intell., 1999, 21, (1), p. 89-94
14. Sivaswamy, J., Salcic, Z., and Ling, K.L.: ' A real-time implementation of nonlinear unsharp masking with FPLDs ', Real-Time Imaging, 2001, 7, (2), p. 195-202
15. Hsiao, P.Y., Hsu, Y.C., Lee, W.T., Tsai, C.C., and Lee, C.H.: ' An embedded analog spatial filter design of the current-mode CMOS image sensor ', IEEE Trans. Consumer Electron., 2004, 50, (3), p. 945-951
16. Hsiao, P.Y., Wen, H., and Chen, Y.P.: ' Real-time implementation of noise-immune gradient-based edge detection ', IEEE 7th Int. Symp. on Signals, Circuits and Systems, Romania, July 14-15 2005, p. 633-666
17. Kanopoulos, N., Vasanthavada, N., and Baker, R.L.: ' Design of an image edge detection filter using the Sobel operator ', IEEE J. Solid-State Circuits, 1988, 23, (2), p. 358-367
18. Lee, C.Y., Cathoor, F.V.M., and De Man, H.J.: ' An efficient ASIC architecture for real-time edge detection ', IEEE Trans. Circuits Syst., 1989, 36, (10), p. 1350-1359