Controller synthesis for mapping partitioned programs on array architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3894 LNCS, Issue , 2006, Pages 176-190

  Dutta, Hritam ^a   Hannig, Frank ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CACHE MEMORY; COMPUTER SOFTWARE; CONTROL SYSTEMS; MAPPING; PROGRAM PROCESSORS; SCHEDULING;

ARRAY ARCHITECTURES; CONTROLLER SYNTHESIS; DATAFLOW-DOMINANT; LOCAL MEMORY; PARTITIONED PROGRAMS;

COMPUTER ARCHITECTURE;

EID: 33745618958     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11682127_13     Document Type: Conference Paper

References (20)

1. Synfora, Inc.: (www.synfora.com)
2. Derrien, S., Risset, T.: Interfacing Compiled FPGA Programs: The MMAlpha Approach. In: PDPTA. (2000)
3. Lengauer, C.: Loop Parallelization in the Polytope Model. In Best, E., ed.: CONCUR'93. Lecture Notes in Computer Science 715, Springer-Verlag (1993) 398-416
4. Teich, J., Thiele, L.: Control Generation in the Design of Processor Arrays. Int. Journal on VLSI and Signal Processing 3(2) (1991) 77-92
5. Xue, J.: The Formal Synthesis of Control Signals for Systolic Arrays. PhD thesis, University of Edinburgh (1992)
6. Darte, A., Schreiber, R., Rau, B., Vivien, F.: Constructing and Exploiting Linear Schedules with Prescribed Parallelism. ACM Transactions on Design Automation of Electronic Systems 7(1) (2002) 159-172
7. Teich, J., Thiele, L., Zhang, L.: Scheduling of Partitioned Regular Algorithms on Processor Arrays with Constrained Resources. Journal of VLSI Signal Processing 17(1) (1997) 5-20
8. Hannig, F., Dutta, H., Teich, J.: Regular Mapping for Coarse-grained Reconfigurable Architectures. In: Proceedings of the 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2004). Volume V., Montréal, Quebec, Canada, IEEE Signal Processing Society (2004) 57-60
9. Wolfe, M.: High Performance Compilers for Parallel Computing. Addison-Wesley Inc. (1996)
10. Oldfield, J., Dorf, R.: Field Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems. John Wiley & Sons, Chichester, New York (1995)
11. Eckhardt, U., Merker, R.: Hierarchical Algorithm Partitioning at System Level for an Improved Utilization of Memory Structures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 18(1) (1999) 14-24
12. Teich, J., Thiele, L.: Exact Partitioning of Affine Dependence Algorithms. In Deprettere, E.F, Teich, J., Vassiliadis, S., eds.: Embedded Processor Design Challenges. Volume 2268 of Lecture Notes in Computer Science (LNCS)., Springer, Berlin (2002) 135-153
13. Hannig, F., Teich, J.: Design Space Exploration for Massively Parallel Processor Arrays. In Malyshkin, V., ed.: Parallel Computing Technologies, 6th International Conference, PaCT 2001, Proceedings. Volume 2127 of Lecture Notes in Computer Science (LNCS)., Novosibirsk, Russia, Springer (2001) 51-65
14. Schrijver, A.: Theory of Linear and Integer Programming. Wiley - Interscience series in discrete mathematics. John Wiley & Sons, Chichester, New York (1986)
15. Dutta, F., Hannig, F., Teich, J.: Control Path Generation for Mapping Partitioned Dataflow-dominant Algorithms onto Array Architectures. Technical Report 03-2005, University of Erlangen-Nuremberg, Department of CS 12, Hardware-Software-Co-Design (2005)
16. Quillere, F., Rajopadhye, S., Wilde, D.: Generation of Efficient Nested Loops from Polyhedra. International Journal of Parallel Programming 28(5) (2000) 469-498
17. Bastoul, C.: Efficient Code Generation for Automatic Parallelization and Optimization. In: Int. Symposium on Parallel and Distributed Computing (ISPDC'03). (2003) 23-30
18. Feautrier, P.: Parametric Integer Programming. RAIRO Recherche Operationnelle 22 (1988) 243-268
19. Guillou, A., Quinton, P., Risset, T.: Hardware Synthesis for Multi-Dimensional Time,. IEEE computer Society, ASAP'2003 (2003)
20. PARO Design System Project: (www12.informatik.uni-erlangen.de/research/ paro)