Low-voltage CMOS current-mode circuits: Topology and characteristics

IEE Proceedings: Circuits, Devices and Systems

Volumn 153, Issue 3, 2006, Pages 219-230

  Yuan, F ^a  

^a RYERSON UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); BANDWIDTH; ELECTRIC IMPEDANCE; ELECTRIC INDUCTORS; ELECTRIC NETWORK TOPOLOGY; FEEDBACK;

CURRENT AMPLIFIERS; CURRENT-CURRENT FEEDBACK; INDUCTIVE SERIES PEAKING; LOW-VOLTAGE CMOS CURRENT-MODE CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 33745304983     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20045058     Document Type: Article

References (39)

1. Toumazou, C., Lidgey, F., and Haigh, D.: ' Analogue IC design - the current-mode approach ', (Peter Peregrinus Ltd., UK 1990)
2. Palmisano, G., Palumbo, G., and Pennisi, S.: ' CMOS Current amplifiers ', (Kluwer Academic Publishers 1999)
3. Koli, K., and Halonen, K.: ' CMOS current amplifiers: speed versus nonlinearity ', (Kluwer Academic 2002)
4. Ferri, G., and Guerrini, N.: ' Low voltage, low power CMOS current conveyors ', (Springer 2003)
5. Chang, J., Lee, M., Jung, S., Brooke, M., Jokerst, N., and Wills, D.: ' Fully differential current-input CMOS amplifier front-end suppressing mixed signal substrate noise for optoelectronic applications ', Proc. Int. Symp. on Circuits and Systems, 1999, 1, p. 327-330
6. Liu, W., and Kalkur, T.: ' A high CMRR current mode CMOS preamplifier for magnetic recording systems ', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1999, 46, (2), p. 129-133
7. Belding, M.: ' CMOS chip-to-chip interconnects for low power and high speed ', 1998, MSc, University of California, Santa Barbara
8. Nairn, D., and Salama, C.: ' Current-mode algorithm analog-to-digital converters ', IEEE Solid-State Circuits, 1990, 25, (4), p. 997-1003
9. Serrano, T., and Linares-Barranco, B.: ' The active-input regulated-cascode current mirror ', IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., 1994, 41, (6), p. 464-467
10. Ramirez-Angulo, J., Robinson, M., and Sanchz-Sinencio, E.: ' Current-mode continuous-time filters: two design approaches ', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1992, 39, (6), p. 337-341
11. Smith, S., and Sanchz-Sinencio, E.: ' Low voltage integrators for high-frequency CMOS filters using current-mode techniques ', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1996, 43, (1), p. 39-48
12. Ravezzi, L., Betta, G., and Setti, G.: ' Compact CMOS implementation of a low-power current-mode programmable cellular neutral network ', Int. J. Circuit Theory Appl., 2001, 29, p. 299-310
13. El-Adawy, A., Ahmed, A., and Soliman, A.: ' Low voltage low power current mode building blocks for hearing aid applications ', Proc. Int. Symp. on Circuits and Systems, 1997, p. 1175-1178
14. Kaulberg, T.: ' A CMOS current-mode operational amplifier ', IEEE J. Solid-State Circuits, 1993, 28, (7), p. 849-852
15. Cheng, K., and Wang, H.: ' Design of current mode operational amplifier with differential input and differential output ', Proc. IEEE Int. Symp. on Circuits and Systems, Hong Kong 1997, p. 153-156
16. Quan, X., Embabi, S., and Sanchez-Sinencio, E.: ' A low mismatch sensitivity fully-balanced current-mode integrators ', Proc. IEEE Int. Symp. on Circuits and Systems, 1998, 1, p. 516-519
17. Celma, S., Sabadell, J., Aldea, C., and Martinez, P.: ' Video-frequency current-voltage mode integrator ', Electron. Lett., 1999, 35, (10), p. 773-774
18. Foty, D.: ' Effective MOSFET modeling for SPICE circuit simulation ', Proc. Northcon, October 1998, p. 228-235
19. Donati, S.: ' Photodetectors: devices, circuits, and applications ', (Prentice-Hall, New Jersey 2000)
20. Yuan, F., and Sun, B.: ' A comparative study of low-voltage CMOS current-mode circuits for optical communications ', Proc. IEEE Mid-West Symp. Circuits and Systems, Tulsa, Oklahoma, August 2002, 1, p. 315-319
21. Palmisano, G., Palumbo, G., and Pennisi, S.: ' High linearity CMOS current output stage ', Electron. Lett., 1995, 31, (31), p. 789-790
22. Seevinck, E., Plessis, M., Joubert, T., and Theron, A.: ' Active-bootstrapped gain-enhancement technique for low-voltage circuits ', IEEE Trans. Circuits and Syst. II, Analog Digit. Signal Process., 1998, 45, (9), p. 1250-1254
23. Palumbo, G., and Pennisi, S.: ' Low-voltage class AB CMOS current output stage ', Electron. Lett., 1999, 35, (16), p. 1329-1330
24. Zele, R., Allstot, D., and Fiez, T.: ' Fully balanced CMOS current-mode circuits ', IEEE J. Solid-State Circuits, 1993, 28, (5), p. 569-575
25. Phang, K., and Johns, D.A.: ' A 1V, 1mW CMOS front-end with on-chip dynamic gate biasing for a 75Mb/s optical receiver ', Proc. IEEE ISSCC Dig. of Tech. Papers, February 2001, p. 218-219
26. Razavi, B.: ' Design of analog CMOS integrated circuits ', (McGraw-Hill 2001)
27. Gray, P., Hurst, P., Lewis, S., and Meyer, R.: ' Analysis and design of analog integrated circuits ', (John Wiley and Sons, New York 2001), 4th edn.
28. Foty, D.: ' MOSFET modeling with SPICE - principle and practice ', (Prentice-Hall, Upper Saddle River, N.J. 1997)
29. Wang, Z.: ' Analytical determination of output resistance and DC matching errors in MOS current mirrors ', IEE Proc. G, Circuits Devices Syst., 1990, 137, (5), p. 397-404
30. Sackinger, E., and Guggenbuhl, W.: ' A high-swing high-impedance MOS cascode circuit ', IEEE J. Solid-State Circuits, 1990, 25, (1), p. 289-298
31. Voo, T., and Toumazou, C.: ' A novel high speed current mirror compensation technique and application ', Proc. IEEE Int. Symp. on Circuits and Systems, Seattle, May 1995, 3, p. 2108-2111
32. Sedra, A., and Smith, K.: ' Microelectronic circuits ', (Oxford University Press 1998)
33. Nise, N.: ' Control systems engineering ', (Addison-Wesley Publishing Company 2000)
34. Mohan, S.S., Hershenson, M.M., Boyd, S.P., and Lee, T.H.: ' Simple accurate expressions for planar spiral inductances ', IEEE J. Solid-State Circuits, 1999, 34, (10), p. 1419-1424
35. Mohan, S., Hershenson, S., Boyd, M., and Lee, T.: ' Bandwidth extension in CMOS with optimized on-chip inductors ', IEEE J. Solid-State Circuits, 2000, 35, (3), p. 346-355
36. Sun, B., and Yuan, F.: ' A new series-peaking technique for bandwidth enhancement of CMOS current-mode circuits ', Proc. Canadian Conf. Electrical and Computer Eng., Montreal, May 2003, 1, p. 215-218
37. Zolfaghari, A., Chan, A., and Razavi, B.: ' Stacked inductors and transformers in CMOS technology ', IEEE J. Solid-State Circuits, 2001, 36, (4), p. 620-628
38. Tsividis, Y.: ' Operation and modeling of the MOS transistors ', (McGraw-Hill, New York 1999), 2nd
39. Razavi, B.: ' Design of CMOS integrated circuits for optical communications ', (McGraw-Hill 2003)