A genetic algorithm for the design space exploration of datapaths during high-level synthesis

IEEE Transactions on Evolutionary Computation

Volumn 10, Issue 3, 2006, Pages 213-229

  Krishnan, Vyas ^a   Katkoori, Srinivas ^a  

^a University of South Florida   (United States)

Author keywords

Datapath synthesis; Design space exploration; Genetic algorithms (GAs); High level synthesis

Indexed keywords

CONCURRENT ENGINEERING; CONSTRAINT THEORY; DATA HANDLING; DATA REDUCTION; RESOURCE ALLOCATION; USER INTERFACES;

DATAPATH SYNTHESIS; DESIGN SPACE EXPLORATION; HIGH-LEVEL SYNTHESIS;

GENETIC ALGORITHMS;

EID: 33744722099     PISSN: 1089778X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TEVC.2005.860764     Document Type: Article

References (44)

1. D. Gajski, N. Dutt, A. Wu, and S. Lin, High Level Synthesis: Introduction to Chip and System Design. Norwell, MA: Kluwer, 1992.
2. G. De Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994.
3. D. Thomas, E. Lagnese, R. Walker, J. Nestor, J. Rajan, and R. Blackburn, Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench. Norwell, MA: Kluwer, 1990.
4. M. McFarland and T. Kowalski, "Incorporating bottom-up design into high-level synthesis," IEEE Trans. Comput.-Aided Des., vol. 8, no. 9, pp. 928-950, Sep. 1990.
5. B. M. Pangrle and D. D. Gajski, "Slicer: A state synthesizer for intelligent silicon compilation," in Proc. Int. Conf. Computer-Aided Des., 1987, pp. 536-541.
6. P. G. Paulin and J. P. Knight, "Force-directed scheduling for the behavioral synthesis of ASICs," IEEE Trans. Comput.-Aided Des., vol. 8, no. 6, pp. 661-679, 1989.
7. A. C. Parker, J. T. Pizarro, and M. Mlinar, "Maha: A program for data-path synthesis," in Proc. 23rd ACM/IEEE Design Automation Conf., 1986, pp. 461-466.
8. R. Camposano, "Path-based scheduling for synthesis," IEEE Trans. Comput.-Aided Des., vol. 10, pp. 85-93, 1991.
9. R. K. Brayton, R. Camposano, G. De Micheli, R. Otten, and J. van Eijndhoven, "The Yorktown silicon compiler system," in Silicon Compilation, D. D. Gajski, Ed. Reading, MA: Addison-Wesley, 1988, pp. 204-310.
10. Z. Peng, "Synthesis of VLSI systems with the CAMAD design aid," in Proc. 23rd ACM/IEEE Design Automation Conf., 1986, pp. 278-284.
11. C. H. Gebotys and M. I. Elmasry, "Global optimization approach for architectural synthesis," IEEE Trans. Comput.-Aided Des., vol. 12, pp. 1266-1278, 1993.
12. C. T. Hwang, J. H. Lee, Y. C. Hsu, and Y. L. Lin, "A formal approach to the scheduling problem in high-level synthesis," IEEE Trans. Comput.-Aided Des., vol. 10, no. 2, pp. 464-475, Feb. 1991.
13. S. Devadas and A. R. Newton, "Algorithms for hardware allocation in data path synthesis," IEEE Trans. Comput.-Aided Des., vol. 8, pp. 768-781, 1989.
14. J. A. Nestor and G. Krishnamoorthy, "SALSA: A new approach to scheduling with timing constraints," IEEE Trans. Comput.-Aided Des., vol. 12, pp. 1107-1122, 1993.
15. G. Krishnamoorthy and J. A. Nestor, "Data path allocation using extended binding model," in Proc. 32nd ACM/IEEE Design Automation Conf., 1992, pp. 279-284.
16. T. A. Ly and J. T. Mowchenko, "Applying simulated evolution to high level synthesis," IEEE Trans. Comput.-Aided Des., vol. 12, no. 2, pp. 389-409, Feb. 1993.
17. E. Torbey and J. Knight, "High-level synthesis of digital circuits using genetic algorithms," in Proc. Int. Conf. Evol. Comput., May 1998, pp. 224-229.
18. E. F. Girczyc, R. J. Buhr, and J. P. Knight, "Application of a subset of ADA as an algorithmic hardware description language for graph-based hardware compilation," IEEE Trans. Comput.-Aided Des., vol. CAD-4, no. 1, pp. 134-142, Jan. 1985.
19. J. Vanhoof, K. V. Rompaey, I. Bolsens, G. Goossens, and H. D. Man, High-Level Synthesis for Real-Time Digital Signal Processing. Norwell, MA: Kluwer, 1993.
20. R. Camposano and W. Rosenstiel, "Synthesizing circuits from behavioral descriptions," IEEE Trans. Comput.-Aided Des., vol. 8, pp. 171-180, 1989.
21. T. L. Adam, K. M. Chandy, and J. R. Dickson, "A comparison of list schedules for parallel processing systems," Commun. ACM, vol. 17, pp. 685-690, 1974.
22. T. Blickle and L. Thiele, "A mathematical analysis of tournament selection," in Proc. 6th Int. Conf. Genetic Algorithms, 1995, pp. 9-16.
23. G. Syswerda, "Uniform crossover in genetic algorithms," in Proc. 3rd Int. Conf. Genetic Algorithms, 1989, pp. 2-9.
24. M. K. Dhodhi, F. H. Hielscher, R. H. Storer, and J. Bhasker, "Data-path synthesis using a problem-space genetic algorithm," in IEEE Trans. Comput.-Aided Des., vol. 14, 1995, pp. 934-944.
25. N. Wehn et al., "A novel scheduling and allocation approach to data-path synthesis based on genetic paradigms," in Proc. IFIP Working Conf. Logic Architecture Synthesis, 1991, pp. 47-56.
26. M. J. M. Heijlingers, L. J. M. Cluitmans, and J. A. G. Jess, "High-level synthesis scheduling and allocation using genetic algorithms," in Proc. Asia South Pacific Design Automation Conf., 1995, pp. 61-66.
27. C. Mandal, P. P. Chakrabarti, and S. Ghose, "GABIND: A GA approach to allocation and binding for the high-level synthesis of data paths," IEEE Trans. Very Large-Scale Integrated Circuits, vol. 8, no. 5, pp. 747-750, Oct. 2000.
28. Z. Michalewicz, Genetic Algorithms + Data Structures = Evolution Programs, 3rd ed. New York: Springer-Verlag, 1996.
29. F. J. Kurdahi and A. C. Parker, "REAL: A program for register allocation," in Proc. 24th ACM/IEEE Design Automation Conf., 1987, pp. 210-215.
30. R. M. San and J. P. Knoght, "Genetic algorithms for optimization of integrated circuit synthesis," in Proc. 5th Int. Conf. Genetic Algorithms, San Mateo, CA, 1993, pp. 432-438.
31. M. Nourani and C. A. Papachristou, "Stability-based algorithms for high-level synthesis of digital ASICs," IEEE Trans. Very Large Scale Integrated Syst., vol. 8, no. 4, pp. 431-435, Aug. 2000.
32. J. H. Lee, Y. C. Hsu, and Y. L. Lin, "A new integer linear programming formulation for the scheduling problem in datapath synthesis," in Proc. ICCAD-89, pp. 20-23.
33. N. Park and A. C. Parker, "Sehwa: A software package for synthesis of pipelines from behavioral specifications," IEEE Trans. Comput.-Aided Des., vol. 7, pp. 356-370.
34. S. Y. Kung, "On supercomputing with systolic/wavefront array processors," Proc. IEEE, vol. 72, no. 7, pp. 867-884, Jul. 1994.
35. D. J. Mallon and P. B. Denyer, "A new approach to pipeline optimization," in Proc. Eur. Conf. Design Automation, 1990, pp. 83-88.
36. E. Torbey and J. Knight, "Performing scheduling and storage optimization simultaneously using genetic algorithms," in Proc. IEEE Midwest Symp. Circuits Systems, 1998, pp. 284-287.
37. M. Nourani and C. A. Papachristou, "Stability-based algorithms for high-level synthesis of digital ASICs," IEEE Trans. Very Large-Scale Integration, vol. 8, no. 4, pp. 431-435, Aug. 2000.
38. W. F. J. Verhaegh, P. E. R. Lippens, E. H. L. Aarts, J. H. M. Korst, A. Van der Werf, and J. L. V. Meerbergen, "Efficiency improvements for force directed scheduling," in IEEE Int. Conf. Computer-Aided Des., 1992.
39. R. J. Cloutier and D. E. Thomas, "The combination of scheduling, allocation and mapping in a single algorithm," in Proc. 27th Design Automation Conf., Jun. 1990, pp. 71-76.
40. M. Sipper, E. Sanchez, D. Mange, M. Tomassini, A. Prez-Uribe, and A. Stauffer, "A hylogenetic, ontogenetic, and epigenetic view of bioinspired hardware systems," IEEE Trans. Evol. Comput., vol. 1, no. 2, pp. 83-97, Apr. 1997.
41. X. Yao and T. Higuchi, "Promises and challenges of evolvable hardware," IEEE Trans. Syst., Man, Cybern., pt. C, vol. 29, no. 1, pp. 87-97, Feb. 1999.
42. J. C. Gallagher, S. Vigraham, and G. Kramer, "A family of compact genetic algorithms for intrinsic evolvable hardware," IEEE Trans. Evol. Comput., vol. 8, no. 2, pp. 1-126, Apr. 2004.
43. G. Ascia, V. Catania, and M. Palesi, "A GA-based design space exploration framework for parameterized system- on-a-chip platform," IEEE Trans. Evol. Comput., vol. 8, no. 4, pp. 329-346, Aug. 2004.
44. D. Jackson, "Evolution of processor microcode," IEEE Trans. Evol. Comput., vol. 9, no. 1, pp. 44-54, Feb. 2005.