|
Volumn 34, Issue 1, 2006, Pages 271-276
|
Plasma etching of tapered features in silicon for MEMS and wafer level packaging applications
a a a a a a b c c c c |
Author keywords
DRIE; MEMS; Plasma Etch; Tapered silicon profile; Wafer Level Packaging
|
Indexed keywords
|
EID: 33744540250
PISSN: 17426588
EISSN: 17426596
Source Type: Conference Proceeding
DOI: 10.1088/1742-6596/34/1/045 Document Type: Article |
Times cited : (15)
|
References (12)
|