High efficiency MOS charge pumps based on exponential-gain structure with pumping gain increase circuits

IEEE Transactions on Power Electronics

Volumn 21, Issue 3, 2006, Pages 826-831

  Chang, Lon Kou ^a   Hu, Chih Huei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Charge pump; Dc dc converter; High voltage generator; Voltage multiplier

Indexed keywords

COMPUTER SIMULATION; ELECTRIC GENERATORS; ELECTRIC POTENTIAL; ELECTRON MULTIPLIERS; THRESHOLD VOLTAGE; TIME SERIES ANALYSIS;

EXPONENTIAL-GAIN STRUCTURE; HIGH-VOLTAGE GENERATOR; PUMPING GAIN INCREASE; VOLTAGE MULTIPLIER;

MOSFET DEVICES;

EID: 33646500054     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2006.874795     Document Type: Article

References (10)

1. T. Kawahara, T. Kobayashi, Y. Jyouno, S. Saeki, N. Miyamoto, T. Adachi, M. Kato, A. Sato, J. Yugami, H. Kume, and K. Kimura, "Bitline clamped sensing multiplex and accurate high voltage generator for quarter-micron flash memories," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1590-1600, Nov. 1996.
2. J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. 11, no. 6, pp. 374-378, Jun. 1976.
3. T. Tanzawa and T. Tanaka, "A dynamic analysis of the Dickson charge pump circuit," IEEE J. Solid-State Circuits, Vol. 32, no. 8, pp. 1231-1240, Aug. 1997.
4. K. H. Choi, J. M. Park, J. K. Kim, T. S. Jung, and K. D. Suh, "Floating-well charge pump circuits for sub-2.0 V single power supply Flash memories," in VLSI Circuits Tech. Dig., Jun. 1997, pp. 61-62.
5. J. S. Shin, I. Y. Chung, Y. J. Park, and H. S. Min, "A new charge pump without degradation in threshold voltage due to body effect," IEEE J. Solid-State Circuits, Vol. 35, no. 8, pp. 1227-1230, Aug. 2000.
6. J. T. Wu and K. L. Chang, "MOS charge pumps for low-voltage operation," IEEE J. Solid-State Circuits, vol. 33, no 4, pp. 592-597, Apr. 1998.
7. A. Umezawa, S. Atsumi, M. Kuriyama, H. Banba, K. Ichi Imamiya, K. Naruke, N. Tamada, E. Obi, M. Oshikiri, T. Suzuki, and S. Tanaka, "A 5-v-only operation 0.6 um flash EEPROM with row decorder scheme in triple-well structure," IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1540-1545, Nov. 1992.
8. H. C. Lin, K. H. Chang, and S. C. Wong, "Novel high positive and negative pumping circuits for low supply voltage," in Proc. IEEE ISCAS'99, 1999, vol. 1, pp. 238-241.
9. S. Y. Lai and J. S. Wang, "A high-efficiency CMOS charge pump circuit," in Proc. Symp. IEEE ISCAS'01, May 2001, vol. 4, pp. 406-409.
10. L. K. Chang and C. H. Hu, "An exponential-folds design of a charge pump styled DC/DC converter," in Proc. IEEE PESC'04, Jun. 2004, vol. 1, pp. 516-520.