Optimizing the controller IC for micro HDD process based on Taguchi methods

Microelectronics Reliability

Volumn 46, Issue 7, 2006, Pages 1183-1188

  Hung, Y H ^a   Huang, M L ^a   Chang, C H ^b  

^a NATIONAL CHIN YI UNIVERSITY OF TECHNOLOGY   (Taiwan)

^b FENG CHIA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ASSEMBLY; CONTROL EQUIPMENT; FLASH MEMORY; HARD DISK STORAGE; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS;

CHIP SCALE PACKAGE (CSP); HARD DISK DRIVER (HDD); TACHUGI METHOD;

INTEGRATED CIRCUITS;

EID: 33646478259     PISSN: 00262714     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.microrel.2005.09.008     Document Type: Article

References (8)

1. Coughlin TM, Hanlon P, Waid D. Looking for storage in all the small places; 2004 Entertainment and digital media storage report. Available from .
2. Baliga J. Making room for more performance with chip scale packages. Semicond Int October (1998) 85-92
3. Xie D., and Yi S. Reliability studies and design improvement of mirror image CSP assembly. Microelectron Reliab 42 (2002) 1931-1937
4. IPC Standard. IPC-6012A. p. 8.
5. Mertol A. Application of the Taguchi method on the robust design of model 225 plastic ball grid array packages. IEEE Trans Comp Package Manufact Technol B 18 November (1995) 734-743
6. Mertol A. Optimization of high pin count cavity-up enhanced plastic ball grid array (EPBGA) packages for robust design. IEEE Trans Comp Package Manufact Technol B 20 November (1997) 376-388
7. Mertol A. Application of the Taguchi method to chip scale package (CSP) design. IEEE Trans Adv Packag 23 2 (2000) 266-276
8. Phadke M.S. Quality engineering using robust design (1989), Prentice-Hall, Englewood Cliffs NJ