Low-power hybrid turbo decoding based on reverse calculation

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E89-A, Issue 3, 2006, Pages 782-789

  Choi, Hye Mi ^a   Kim, Ji Hoon ^a   Park, In Cheol ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Log MAP algorithm; Low power design; Max log MAP algorithm; Reverse calculation; Turbo codes; Turbo coding; Turbo decoding

Indexed keywords

ALGORITHMS; CODE DIVISION MULTIPLE ACCESS; DATA STORAGE EQUIPMENT; DECODING; ELECTRIC POWER UTILIZATION;

LOG-MAP ALGORITHM; LOW-POWER DESIGN; MAX-LOG-MAP ALGORITHM; REVERSE CALCULATION;

TURBO CODES;

EID: 33645749264     PISSN: 09168508     EISSN: 17451337     Source Type: Journal    
DOI: 10.1093/ietfec/e89-a.3.782     Document Type: Article

References (20)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near shannon limit error correcting coding and decoding: Turbo codes," Proc. Int. Conf. Commun., pp.1064-1070, May 1993.
2. C. Schurgers, F. Catthoor, and M. Engels, "Memory optimization of MAP turbo decoder algorithms," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.9, no.2, pp.305-312, April 2001.
3. Y. Wu, B.D. Woerner, and W.J. Ebel, "A simple stopping criterion for turbo decoding," IEEE Commun. Lett., vol.4, pp.258-260, Aug. 2000.
4. D. Garrett, B. Xu, and C. Nicol, "Energy efficient turbo decoding for 3G mobile," Proc. IEEE Int. Symp. Low Power Electronics Design (ISLPED), pp.328-333, Aug. 2001.
5. S.J. Lee, N.R. Shanbhan, and A.C. Singer, "A low-power VLSI architecture for turbo decoding," Proc. IEEE Int. Symp. Low Power Electronics Design (ISLPED), pp.366-371, Aug. 2003.
6. M.C. Shin and I.C. Park, "A programmable turbo decoder for multiple third-generation wireless standards," IEEE Int. Solid-State Circuits Conf. (ISSCC), pp.154-155, Feb. 2003.
7. G. Maser, M. Mazza, G. Piccinini, F. Viglione, and M. Zamboni, "Architectural strategies for low-power VLSI turbo decoders," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.10, no.3, pp.279-285, June 2002.
8. Y. Wu, W.J. Ebel, and B.D. Woerner, "Forward computation of backward path metrics for MAP decoders," Proc. VTC, pp.2257-2261, 2000.
9. J. Kwak, S.M. Park, and K. Lee, "Reverse tracing of forward state metric in log-MAP and Max-log-MAP decoders with fixed point precision," IEICE Trans. Commun., vol.E86-B, no.1, pp.451-455, Jan. 2003.
10. D.S. Lee and I.C. Park, "Low-power log-MAP turbo decoding based on reduced metric memory access," Proc. IEEE Int. Symp. On Circuits and Systems, pp.3167-3170, May 2005.
11. P. McAdam, L. Welch, and C. Weber, "MAP bit decoding of convolutional codes," Int. Symp. on Inform. Theory, p.91, 1972.
12. J. Hagenauer and P. Hober, "A Viterbi algorithm with soft-decision outputs and its applications," IEEE GLOBECOM, pp.47.1.1-47.1.7, Nov. 1989.
13. W. Koch and A. Baier, "Optimum and sub-optimum detection of coded data disturbed by time-varying inter-symbol interference," IEEE GLOBECOM, pp. 1679-1684, Dec. 1990.
14. J.A. Erfanian, S. Pasupathy, and G. Gulak, "Reduced complexity symbol detectors with parallel structures for ISI Channels," IEEE Trans. Commun., vol.42, no.2/3/4, pp. 1661-1671, 1994.
15. S.S. Pietrobon and A.S. Barbulescu, "A simplification of the modified Bahl algorithm for systematic convolutional codes," Proc. ISITA, pp. 1073-1077, Nov. 1994.
16. P. Robertson, E. Villebrun, and P. Hoeher, "A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain," Proc. ICC, pp. 1009-1013, June 1995.
17. J. Vogt and A. Finger, "Improving the max-log-MAP turbo decoder," Electron. Lett., vol.36, no.23, pp. 1937-1939, Nov. 2000.
18. H. Claussen, H.R. Karimi, and B. Mulgrew, "Improved max-log-MAP turbo decoding using maximum mutual information combining," IEEE Int. Symp. on Personal, Indoor and Mobile Radio Comm. (PIMRC), vol.1, pp.424-428, 2003.
19. G. Masera, G. Piccinini, M.R. Roch, and M. Zamboni, "VLSI architectures for turbo codes," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.7, no.3, pp.369-379, Sept. 1999.
20. G. Montorsi and S. Benedetto, "Design of fixed-point iterative decoders for concatenated codes with interleavers," IEEE J. Sel. Areas Commun., vol.19, no.5, pp.871-882, May 2001.