Mismatch optimization for analog circuits using the DesignAssistant

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 3, Issue , 2002, Pages 1135-1138

  Kleine, U ^a   Zhang, L ^a   Wolf, M ^b  

^a OTTO VON GUERICKE UNIVERSITY   (Germany)

^b Atmel Germany GmbH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG INTEGRATED CIRCUIT; CIRCUIT DESIGNS; CIRCUIT ELEMENTS; COMMERCIAL DESIGN; DESIGN ENVIRONMENT; DEVICE MODELS; ELECTRICAL PARAMETER; INTERACTIVE TOOL; LAYOUT DESIGNS; OPTIMIZATION FEATURES; PROGRAM PACKAGES; STANDARD DEVIATION;

DESIGN; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; LINEAR INTEGRATED CIRCUITS; OPTIMIZATION; SOFTWARE PACKAGES;

ANALOG CIRCUITS;

EID: 33644522559     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2002.1046452     Document Type: Conference Paper

References (15)

1. M. Wolf, U. Kleine and B.J Hosticka, "A Novel Analog Module Generator Environmcnl," Proc. ED&TC, Paris, pp. 388-392, March 1996.
2. M. Wolf and U. Klcine, "Reliability Driven Module Generation foe Analog Layouts," ISCAS'99, Orlando, 412-415, May 1999.
3. L. Zhang, U. Kleine, T. Rudolph und M. Wolf: A new Design Rule Dcscription for Automated Layout Tools. ICECS'2000, Bcirut, 988-992, Dez. 2000.
4. M. Wolf, U. Kleine, and F. Schafer, "A Novel Design Assistant Cor Analog Module Generators," ASP-DAC98, Yokohama, 495-500, Feb. 1998.
5. R.J. Lipton, S.C. Norlh, R. Scdgewick, J. Valdes, and G Vijayan, "ALL A Procedural Language IO Dcscrihe VLSl Layout," IEEE DAC82, 1982.
6. J. Kuhn, "Analog Module Generators for Silicon Compilation," VLSl Syslem Design, pp. 75-80, May 1987.
7. J. Rijmenants, et al., ILAC: An Automated Layoul Tool for Analog CMOS Circuits," IEEE J. Solid-State Circuits, Vol. 24,No. 2.pp.417-425,April 1989.
8. G. Gielen. et. al., "An Analogue Module Generator for Mixed Analoguc/Digital ASIC Design," International J. of Circuit Theory and Applications, Vol.23, pp. 269-283, July-Aug. 1995.
9. L. Zhang and U. Kleine, "A Genetic Approach to Analog Module Placement with Simulated Anncaling, Proc. ISCAS 2002
10. J.-B. Shyu, G.C. Temes, F. Krummennacher, "Random error effect in matched MOS capacitors and current sources " IEEE J .Solid-State Circuits, Vol. SC-19, No. 6, pp. 948-955, Dec. 1984
11. K.R. Lakshmikumar, R.A. Hadaway, and M.A. Copeland, " Characterization and Modcling of Mismatch in MOS Transistors for Prccisioii Analog Design," I. of Solid-StaleCircuts ,Vol. SC-21, No.6, pp. 1057-1086, Dec. 1986.
12. M.J.M. Pelgrom, A.C.J. Duinmaijer, A.P.G. Welbers, "Matching Properties of MOS Transistors," J. of Solid-Slate Circuits, Vol. SC-24, No. 5, pp. 1433-1440, Oct. 1989.
13. J. Bastos, M. Sleyaert, R. Roovers, P. Klinget, W. Sansen, B. Graindourze, A. Pergool, and E. Janssens, "Mismatch characterization of small size MOS transistors," Proc. IEEE 1995 Int. Confercnce on Microclectronic Test Structures, Vol.8, pp, 271-276, March 1995.
14. K. Toh, P. Koh, and R. Meyer," An Engineering Model for Short-Chdnnel MOS Devices," IEEE J.of Solid-State Circuits, Vol. SC-23, no. 4, pp. 950-957, Aug. 1988. ISCAS 2002.
15. R. Thcwes, private communication