A parallel algorithm, architecture and FPGA realization for landmark determination and map construction in a planar unknown environment

Parallel Computing

Volumn 32, Issue 3, 2006, Pages 205-221

  Rajesh Kumar, P ^a   Sridharan, K ^a   Srinivasan, S ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

Author keywords

Architecture; Field Programmable Gate Array (FPGA) implementation; Landmark determination; Parallel algorithm; Unknown environments

Indexed keywords

ITERATIVE METHODS; PARALLEL ALGORITHMS; ROBOTS; SENSORS;

LANDMARK DETERMINATION; SENSOR INFORMATION; UNKNOWN ENVIRONMENTS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 32644449484     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.parco.2005.09.004     Document Type: Article

References (18)

1. T. Dean, K. Basye, L. Kaelbling, Uncertainty in graph-based map learning. In: J. Connel, S. Mahadevan, (Eds.), Robot Learning, 1994, pp.171-192.
2. R. Greiner, and R. Isukapalli Learning to select useful landmarks IEEE Transactions on Systems, Man, and Cybernetics 26 1996 437 449
3. B. Yamauchi, and R. Beer Spatial learning for navigation in dynamic environments IEEE Transactions on Systems, Man, and Cybernetics 26 1996 496 505
4. C. Owen, and U. Nehmzow Landmark-based navigation for a mobile robot Proceedings of Simulation of Adaptive Behavior 1998 MIT Press
5. T. Kohonen The Self Organizing Map Proceedings of the IEEE 78 1990 1464 1479
6. S.K. Lam, and T. Srikanthan High speed environment representation scheme for dynamic path planning Journal of Intelligent and Robotic Systems 32 2001 307 319
7. S.K. Lam, and T. Srikanthan A linear approximation-based hybrid approach for binary logarithmic conversion Microprocessors and Microsystems 26 2002 353 361
8. N. Ranganathan, B. Parthasarathy, K. Hughes, A parallel algorithm and architecture for robot path planning, in: Proceedings of IEEE Parallel Processing Symposium, 1994, pp. 275-279.
9. A. DeHon The density advantage of reconfigurable computing IEEE Computer 33 2000 41 49
10. D.S. Katz, and R.R. Some NASA advances robotic space exploration IEEE Computer 36 2003 52 61
11. G.J. Gent, S.R. Smith, R.L. Haviland, An FPGA-based custom coprocessor for automatic image segmentation applications, in: Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, 1994, pp. 172-179.
12. M. Alderighi, F. Casini, S. D'Angelo, D. Salvi, G.R. Sechi, A fault-tolerant FPGA-based multi-stage interconnection network for space applications, in: Proceedings of IEEE International Workshop on Electronic Design, Test and Applications, 2002, pp. 302-306.
13. S.J. Visser, A.S. Dawood, J.A. Williams, FPGA based real-time adaptive filtering for space applications, in: Proceedings of IEEE International Conference on Field-Programmable Technology, 2002, pp. 322-326.
14. Jan M. Rabaey, A. Chandrakasan, and B. Nikolic Digital Integrated Circuits 2003 Prentice-Hall
15. T. Ogura, S. Yamada, and T. Nikaido A 4-kbit associative memory LSI IEEE Journal of Solid State Circuits SC-20 6 1985 1277 1282
16. T. Ogura, S. Yamada, J. Yamada, A 20-kbit CMOS associative memory LSI for artificial intelligence machines, in: Proceedings of IEEE International Conference on Computer Design: VLSI in Computers, 1986, pp. 574-577.
17. J.P. Hayes Computer Architecture and Organization 1998 McGraw-Hill
18. L. Chisvin, and R.J. Duckworth Content-addressable and associative memory: alternatives to the ubiquitous RAM IEEE Computer 1989 51 64