Novel nonvolatile logic circuits with three-dimensioeally stachd nanoscale memory device

2005 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2005 Technical Proceedings

Volumn , Issue , 2005, Pages 203-206

  Abe, Keiko ^a,b   Fujita, Shinobu ^a,b   Lee, Thomas H ^b  

^a TOSHIBA CORPORATION   (Japan)

^b STANFORD UNIVERSITY   (United States)

Author keywords

3D stacking; Emerging memory; Nonvolatile logic circuit

Indexed keywords

DATA STORAGE EQUIPMENT; NANOSTRUCTURED MATERIALS; NONVOLATILE STORAGE;

3D STACKING; EMERGING MEMORY; NONVOLATILE LOGIC CIRCUIT; ULTRA-HIGH-DENSITY MEMORY;

LOGIC CIRCUITS;

EID: 32044442118     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. S. Parkin, Proceedings of American Physical Society March Meeting, VC08.03, 1999
2. http://www.ovonyx.com/ovonyxtech.html
3. T. Sakamoto et al., Appl. Phys. Lett. Vol.82, 3032, 2003.
4. Michael N. Kozicki et al., Proceedings 2004 Nonvolatile Memory Technology Symposium pp. 10-17, 2004,
5. Y. Chen et al., Appl. Phys. Lett. Vol.82, 1610, 2003.
6. W.W. Zhuang et al., Technical Digest. IEDM, 871 P.P.193-196, 2002.
7. Y. Watanabe et al., Appl. Phys. Lett. Vol.78, 3738, 2001.
8. S. Fujita and T. H. Lee, International Conference on 3D Architecture for Semiconductor Integration and Packaging, San Francisco, April 2004.
9. T. Sakurai, Solid-State Circuits Conference, 2003 Digest of Technical Papers, pp. 26 - 29 vol.1
10. T. Enomoto, CMOS Integrated Circuits, p. 122
11. Y. Liu et al., Appl. Phys. Lett. Vol.82, 2871, 2003.