A specialized hardware device for the protein similarity search

Concurrency and Computation: Practice and Experience

Volumn 16, Issue 9, 2004, Pages 917-931

  Marongiu, A ^a   Palazzari, P ^a   Rosato, V ^a  

^a ENEA C R CASACCIA   (Italy)

Author keywords

Biological sequence analysis; FPGA; System of Affine Recurrence Equations; Systolic architecture

Indexed keywords

ALGORITHMS; AMINO ACIDS; COMPUTER HARDWARE; DNA SEQUENCES; FIELD PROGRAMMABLE GATE ARRAYS; ITERATIVE METHODS; PROBLEM SOLVING; PROGRAM PROCESSORS; SYSTOLIC ARRAYS;

BIOLOGICAL SEQUENCE ANALYSIS; PARALLEL SYSTEM; SYSTEM OF AFFINE RECURRENCE EQUATIONS; SYSTOLIC ARCHITECTURE;

PROTEINS;

EID: 3142766000     PISSN: 15320626     EISSN: None     Source Type: Journal    
DOI: 10.1002/cpe.813     Document Type: Conference Paper

References (18)

1. Altschul SF, Gish W, Miller W, Myers EW, Lipman DJ. Basic local alignment search tool. Journal of Molecular Biology 1990; 215:403.
2. Rupp CR, Landguth M, Garverick T, Gomersall E, Holt H, Arnold JM, Gokhale M. The NAPA adaptive processing architecture. Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, 1998.
3. Gokhale MB, Stone JM. NAPA C: Compiling for a hybrid RISC/FPGA architecture. IEEE Symposium on FPGAs for Custom Computing Machines, 1998.
4. Compton K, Hauck S. Configurable computing: A survey of systems and software. Technical Report, Department of ECE, Northwestern University, 1999.
5. Marongiu A, Palazzari P. Automatic implementation of affine iterative algorithms: Design flow and communication synthesis. Computational Physics Communications 2001; 139.
6. Marongiu A, Palazzari P. Automatic mapping of System of Affine Recurrence Equations (SARE) onto distributed memory parallel systems. IEEE Transactions on Software Engineering 2000; 26:262.
7. Marongiu A. Hardware and software high level synthesis of affine iterative algorithms. PhD Thesis in Electronic Engineering, University 'La Sapienza' Rome, 2000.
8. IEEE Standard. VHDL Language Reference Manual, IEEE standard 1076-1993.
9. Mongenet C, Clauss P, Perrin GR. Geometrical tools to map systems of affine recurrence equations on regular arrays. Acta Informatica 1994; 31(2):137-160.
10. Loechner V, Mongenet C. OPERA: A toolbox for loop parallelization. International Workshop on Software Engineering for Parallel and Distributed Systems, 1996.
11. Marongiu A, Palazzari P. High level software synthesis of affine iterative algorithms onto parallel architectures. Proceedings of the 8th International Conference HPCN Europe, Amsterdam, 2000.
12. Marongiu A, Palazzari P. Optimization of automatically generated parallel programs. Proceedings of the 3rd IMACS International Multiconference CSCC'99, Athens, 1999.
13. Chen YK, Kung SY. A systolic design methodology with application to full-search block-matching architectures. Journal of VLSI Signal Processing 1998; 19:51-77.
14. Bu J, Deprettere EF, Dewilde P. A design methodology for fixed-size systolic arrays. Proceedings of International Conference ASAP 90, September 1990; 591-602.
15. Lim H, Swartzlander EE Jr. Efficient systolic arrays for FFT algorithms. The 29th Asilomar Conference on Signals, Systems and Computers, 1995; 141-145.
16. Passos NL, Sha EH-M. Scheduling of uniform multi-dimensional systems under resource constraints. IEEE Transactions on VLSI Systems 1998; 6(4):719-730.
17. Deodati G. Optimisation for the automatic synthesis of digital circuits (in Italian). Master Thesis, University 'La Sapienza', Rome, 2001.
18. Henikoff S, Henikoff JG. Amino acid substitution matrices from protein blocks. Proceedings of the National Academy of Science of the United States of America 1992; 89:10915-10519.