Scheduling of uniform multidimensional systems under resource constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 4, 1998, Pages 719-730

  Passos, Nelson Luiz ^a,b   Sha, Edwin Hsing Mean ^a,c  

^a IEEE   (United States)

^b MIDWESTERN STATE UNIVERSITY   (United States)

^c University of Notre Dame   (United States)

Author keywords

ASIC design; Multidimensional retiming; Nested loops; Push up scheduling; Rotation scheduling

Indexed keywords

ALGORITHMS; FLUID DYNAMICS; IMAGE PROCESSING; SCHEDULING;

MULTIDIMENSIONAL SYSTEMS;

VLSI CIRCUITS;

EID: 0032297226     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.736145     Document Type: Article

References (29)

1. L.-F. Chao, A. LaPaugh, and E. H.-M. Sha, " Rotation scheduling: A loop pipelining algorithm," in Proc. 30th ACM/IEEE Design Automation Conf., Dallas, TX, June 1993, pp. 566-572.
2. L.-F. Chao and E. H.-M. Sha, "Static schedulings of uniform nested loops," in Proc. 7th Int. Parallel Processing Symp., Newport Beach, CA, Apr. 1993, pp. 1421-1424.
3. A. Darte and Y. Robert, "Constructive methods for scheduling uniform loop nests," IEEE Trans. Parallel Distrib. Syst., vol. 5, no. 8, pp. 814-822, Aug. 1994.
4. S. Davidson, D. Landskov, B. D. Shriver, and P. W. Mallett, "Some experiments in local microcode compaction for horizontal machines," IEEE Trans. Comput., vol. C-30, no. 7, pp. 460-477, July 1981.
5. D. E. Dudgeon and R. M. Mersereau, Multidimensional Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1984.
6. A. Fettweis and G. Nitsche, "Numerical integration of partial differential equations using principles of multidimensional wave digital filters," J. VLSI Signal Processing, vol. 3, pp. 7-24, Mar. 1991.
7. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.
8. R. Gnanasekaran, "2-D filter implementation for real-time signal processing," IEEE Trans. Circuits Syst., vol. 35, no. 5, pp. 587-590, May 1988.
9. G. Goosens, J. Wandewalle, and H. de Man "Loop optimization in register transfer scheduling for DSP systems," in Proc. ACM/IEEE Design Automation Conf., 1989, pp. 826-831.
10. R. Gupta, "Loop displacement: An approach for transforming and scheduling loops for parallel execution," in Proc. ICS 1990, 1990, pp. 388-397.
11. P. Held, P. Dewilde, E. Deprettere, and P. Wielage, "HIFI: From parallel algorithm to fixed-size VLSI processor array," in Application-Driven Architecture Synthesis, F. Catthoor and L. Svensson, Eds. Norwell, MA: Kluwer Academic, 1993, pp. 71-94.
12. L. Lamport, "The parallel execution of DO loops," Commun. ACM SIGPLAN, vol. 17, no. 2, pp. 82-93, Feb. 1974.
13. M. Lam, "Software pipelining: An effective scheduling for VLIW machines," in Proc. ACM SIGPLAN Conf. Prog. Lang. Design, and Implementation, 1988, pp. 318-328.
14. T.-F. Lee, A. C.-H. Wu, D. D. Gajski, and Y.-L. Lin, "An effective methodology for functional pipelining," in Proc. Int. Conf. Computer Aided Design, Dec. 1992, pp. 230-233.
15. C. E. Leiserson and J. B. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, pp. 5-35, 1991.
16. H. Li, S. Tandri, M. Stumm, and K. C. Sevcik, "Locality and loop scheduling on NUMA multiprocessors,"in Proc. 1993 Int. Conf. Parallel Processing, 1993, vol. II, pp. 140-147.
17. L.-S. Liu, C.-W. Ho, and J.-P. Sheu, "On the parallelism of nested for-loops using index shift method," in Proc. 1990 Int. Conf. Parallel Processing, 1990, vol. II, pp. 119-123.
18. L. E. Lucke and K. K. Parhi, "Generalized ILP scheduling and allocation for high-level DSP synthesis," in Proc. Custom Integrated Circuits Conf., 1993, pp. 5.4.1-5.4.4.
19. K. K. Parhi and D. G. Messerschmitt, "Fully-static rate-optimal scheduling of iterative data-flow programs via optimum unfolding," in Proc. Int. Conf. Parallel Processing, 1989, vol. I, pp. 209-216.
20. N. L. Passos, E. H.-M. Sha, and S. C. Bass, "Schedule-based multi-dimensional retiming," in Proc. 8th Int. Parallel Processing Symp., 1994, vol. 4, pp. 195-199.
21. _, "Loop pipelining for scheduling multi-dimensional systems via rotation," in Proc. 31st Design Automation Conf., 1994, pp. 485-490.
22. N. L. Passos and E. H.-M. Sha, "Full parallelism in uniform nested loops using multi-dimensional retiming," in Proc. 23rd Int. Conf. Parallel Processing, Aug. 1994, vol. II, pp. 130-133.
23. _, "Push-up scheduling: Optimal polynomial-time resource constrained scheduling for multi-dimensional applications," in Proc. Int. Conf. Computer Aided Design'95, San Jose, CA, Nov. 1995, pp. 588-591.
24. R. Potasman, J. Lis, A. Nicolau, and D. Gajski, "Percolation based scheduling," in Proc. ACM/IEEE Design Automation Conf., 1990, pp. 444-449.
25. P. Quinton and Y. Robert, Systolic Algorithms and Architectures. Hertfordshire, UK: Prentice-Hall Int., 1991.
26. M. Rim and R. Jain "Valid transformations: A new class of loop transformations," in Proc. 23rd Int. Conf. Parallel Processing, Aug. 1994, vol. II, pp. 20-23.
27. R. Tarjan, Data Structures and Network Algorithms. Philadelphia, PA: SIAM, 1983.
28. C.-Y. Wang and K. K. Parhi, "High level DSP synthesis using the MARS design system," in Proc. Int. Symp. Circuits and Systems, 1992, pp. 164-167.
29. Y. Wong and J.-M. Delosme, "Optimization of computational time for systolic arrays," IEEE Trans. Comput., vol. 41, no. 2, pp. 159-177, 1992.