-
1
-
-
33747388053
-
"An Efficient Allocation Strategy for Mapping Affine Recurrences into Space and Time Optima Regular Processor Arrays,"
-
P. Clauss, "An Efficient Allocation Strategy for Mapping Affine Recurrences into Space and Time Optima Regular Processor Arrays," Parcella, Sept. 1994.
-
Parcella, Sept. 1994.
-
-
Clauss, P.1
-
2
-
-
0028565287
-
"Optimal Mapping of Systolic Algorithms by Regular Instruction Shifts,"
-
224-235, Aug. 1994.
-
P. Clauss and G.R. Perrin, "Optimal Mapping of Systolic Algorithms by Regular Instruction Shifts," Proc. IEEE Int'l Conf. Application-Specific Array Processors, ASAP, pp. 224-235, Aug. 1994.
-
Proc. IEEE Int'l Conf. Application-Specific Array Processors, ASAP, Pp.
-
-
Clauss, P.1
Perrin, G.R.2
-
3
-
-
84957027384
-
"Automatic Parallelization in the Polytope Model,"
-
79-100, 1996.
-
P. Feautrier, "Automatic Parallelization in the Polytope Model," Les Menuires, pp. 79-100, 1996.
-
Les Menuires, Pp.
-
-
Feautrier, P.1
-
4
-
-
0001448065
-
"Some Efficient Solution to the Affine Scheduling Problem, II Multi-Dimensional Time,"
-
vol. 21, no. 6, pp. 389-420, Dec. 1992.
-
P. Feautrier, "Some Efficient Solution to the Affine Scheduling Problem, II Multi-Dimensional Time," Int'l J. Parallel Programming, vol. 21, no. 6, pp. 389-420, Dec. 1992.
-
Int'l J. Parallel Programming
-
-
Feautrier, P.1
-
6
-
-
0024143306
-
"Synthesizing Linear Array Algorithms from Nested for Loop Algorithms,"
-
vol. 37, no. 12, pp. 1,578-1,598, Dec. 1988.
-
P. Lee and Z. Kedem, "Synthesizing Linear Array Algorithms from Nested For Loop Algorithms," IEEE Trans. Computers, vol. 37, no. 12, pp. 1,578-1,598, Dec. 1988.
-
IEEE Trans. Computers
-
-
Lee P1
Kedem, Z.2
-
7
-
-
85029516676
-
"Loop Parallelization in the Polytope Model,"
-
398-416, 1993.
-
C. Lengauer, "Loop Parallelization in the Polytope Model," CONCUR, pp. 398-416, 1993.
-
CONCUR, Pp.
-
-
Lengauer, C.1
-
10
-
-
21744457389
-
"Solutions to the Communication Minimization Problem for Affine Recurrence Equations,"
-
97, pp. 328-337, Aug. 1997.
-
V. Loechner and C. Mongenet, "Solutions to the Communication Minimization Problem for Affine Recurrence Equations," Proc. EUROPAR '97, pp. 328-337, Aug. 1997.
-
Proc. EUROPAR '
-
-
Loechner, V.1
Mongenet, C.2
-
11
-
-
0028561426
-
"Data Compiling for System of Affine Recurrence Equations,"
-
212-223, Aug. 1994.
-
C. Mongenet, "Data Compiling for System of Affine Recurrence Equations," Proc. IEEE Int'l Conf. Application-Specific Array Processors, ASAP, pp. 212-223, Aug. 1994.
-
Proc. IEEE Int'l Conf. Application-Specific Array Processors, ASAP, Pp.
-
-
Mongenet, C.1
-
12
-
-
21344487483
-
"Geometrical Tools to Map System of Affine Recurrence Equations on Regular Arrays,"
-
vol. 31, no. 2, pp. 137-160, 1994.
-
C. Mongenet, P. Clauss, and G.R. Perrin, "Geometrical Tools to Map System of Affine Recurrence Equations on Regular Arrays," Acta Informatica, vol. 31, no. 2, pp. 137-160, 1994.
-
Acta Informatica
-
-
Mongenet, C.1
Clauss, P.2
Perrin, G.R.3
-
13
-
-
33747438968
-
-
830, May 1994.
-
H. Le Verge, V. Van Dongen, and O.K. Wilde, "Loop Nest Synthesis Using the Polyhedral Library," IRISA, Internal Report no. 830, May 1994.
-
"Loop Nest Synthesis Using the Polyhedral Library," IRISA, Internal Report no
-
-
Le Verge, H.1
Van Dongen, V.2
Wilde, O.K.3
-
15
-
-
21344478670
-
"A Hardware Implementation of the APE100 Architecture,"
-
4, 1993.
-
A. Bartoloni et al, "A Hardware Implementation of the APE100 Architecture," Int'l J. Modern Physics, vol. C4, 1993.
-
Int'l J. Modern Physics, Vol. C
-
-
Bartoloni, A.1
-
16
-
-
0016026944
-
"The Parallel Execution of DO Loops,"
-
vol. 17, no. 2, pp. 83-93, Feb. 1974.
-
L. Lamport, "The Parallel Execution of DO Loops," Comm. ACM, vol. 17, no. 2, pp. 83-93, Feb. 1974.
-
Comm. ACM
-
-
Lamport, L.1
-
17
-
-
0001880002
-
"Affine-by-Statement Scheduling of Uniform and Affine Loop Nests over Parametric Domains," J
-
vol. 29, pp. 43-59, 1995.
-
A. Darte and Y. Robert, "Affine-by-Statement Scheduling of Uniform and Affine Loop Nests over Parametric Domains," J. Parallel and Distributed Computing, vol. 29, pp. 43-59, 1995.
-
Parallel and Distributed Computing
-
-
Darte, A.1
Robert, Y.2
-
19
-
-
0025693961
-
"Optimal Code Parallelization Using Unimodular Transformations,"
-
vol. 16, pp. 157-171, 1990.
-
M.L. Dowling, "Optimal Code Parallelization Using Unimodular Transformations," Parallel Computing, vol. 16, pp. 157-171, 1990.
-
Parallel Computing
-
-
Dowling, M.L.1
-
20
-
-
0031381304
-
"Parameterized Polyhedra and Their Vertices,"
-
vol. 25, no. 6, Dec. 1997.
-
V. Loechner and D.K. Wilde, "Parameterized Polyhedra and Their Vertices," Int'l J. Parallel Programming, vol. 25, no. 6, Dec. 1997.
-
Int'l J. Parallel Programming
-
-
Loechner, V.1
Wilde, D.K.2
-
26
-
-
0032068586
-
"Automatic Storage Management for Parallel Programs,"
-
vol. 24, pp. 649-671, 1998.
-
V. Lefebvre and P. Feautrier, "Automatic Storage Management for Parallel Programs," Parallel Computing, vol. 24, pp. 649-671, 1998.
-
Parallel Computing
-
-
Lefebvre, V.1
Feautrier, P.2
-
27
-
-
26444479778
-
"Optimization by Simulated Annealing,"
-
vol. 220, no. 4,589, 13 May 1983.
-
S. Kirkpatrick, C.D. Gelatt, and M.P. Vecchi, "Optimization by Simulated Annealing," Science, vol. 220, no. 4,589, 13 May 1983.
-
Science
-
-
Kirkpatrick, S.1
Gelatt, C.D.2
Vecchi, M.P.3
-
28
-
-
33645856653
-
"Global Optimization and Simulated Annealing,"
-
vol. 50, 1991.
-
A. Deckers and E. Aarts, "Global Optimization and Simulated Annealing," Math. Programming, vol. 50, 1991.
-
Math. Programming
-
-
Deckers, A.1
Aarts, E.2
-
30
-
-
0030148463
-
"Linear Mapping of n-Dimensional Uniform Recurrences onto fc-Dimensional Systolic Arrays," J
-
vol. 12, pp. 187-202, 1996.
-
K.H. Zimmermann, "Linear Mapping of n-Dimensional Uniform Recurrences onto fc-Dimensional Systolic Arrays," J. VLSI Signal Processing, vol. 12, pp. 187-202, 1996.
-
VLSI Signal Processing
-
-
Zimmermann, K.H.1
-
31
-
-
0031221122
-
"A Unifying Lattice-Based Approach for the Partitioning of Systolic Arrays via LPGS and LSGP," J
-
vol. 17, pp. 21-41, 1997.
-
K.H. Zimmermann, "A Unifying Lattice-Based Approach for the Partitioning of Systolic Arrays via LPGS and LSGP," J. VLSI Signal Processing, vol. 17, pp. 21-41, 1997.
-
VLSI Signal Processing
-
-
Zimmermann, K.H.1
|