Validation and test of systems on chip: A case study

Proceedings - 12th Annual IEEE International ASIC/SOC Conference

Volumn , Issue , 1999, Pages 238-242

  Balado, Luz ^a   Lupon, Emili ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; EMBEDDED SYSTEMS; SYSTEM-ON-CHIP;

DESIGN VALIDATION; DIGITAL MICROPROCESSORS; EMBEDDED MICROPROCESSORS; INTEGRATED SYSTEMS; MIXED-SIGNAL ASIC; PRODUCTION PHASE; PRODUCTION TEST; SYSTEMS ON CHIPS;

PROBLEM SOLVING;

EID: 3142748928     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASIC.1999.806512     Document Type: Conference Paper

References (8)

1. Y. Zorian, E, J. Marinissen, S. Dcy, "Testing embedded-core based system chips", in Proc. International Test Conference ITC'98, Washington, 1998, pp. 130-143.
2. P. Varma, "System chip test: Are we there yet ?", in Proc. 1998 International Test Conference ITC'98, Washington, 1998, pp. 1144.
3. E. Lupon, L, Halado, J. Siez, P. Uryce, "Mixed signal ASIC for motive battery chargers", in Proc. XI Design of Integrated Circuits and Systems DCIS'96, Sitges, 1995, pp. 512-515.
4. E. Lupon, L. Balado, J. Sacz, "Embedded microprocessor ASIC for motive industry battery chargers", in press.
5. S. V. Kosonocky et al., "Designing a testable system on a chip", in Proc. 16"' IEEE VLSI Test Symposium, Monterey, 1998, pp. 2-7.
6. J. Figueias, E, Lup6n, A. liubio, "Disefio digital facilmentc testable y tolerante a fallos", in Proc: I Jornadas Nacumales de Tecnologla Electronic, Vigo, 1987, tomo2, pp 4. 24-4. 8C.
7. M. Abramovici, M. A. lireuer, A. D. Friedman, "Digital systems testing and testable design", Computer Science Press, 1990.
8. E. Lup6n, L, Balado, "Evaluation del disefio de modulos parametriza-blcs de memoria RAM autotestablcs mediante el mctodo de Kinoshita-Saluja", in Proc. IV Jornadas de Disefio Ldgico, Barcelona, 1987, pp B9-9G.