Parasitic-aware design and optimisation of RF power amplifiers

IEE Proceedings: Circuits, Devices and Systems

Volumn 149, Issue 5-6, 2002, Pages 369-375

  Choi, K ^a   Allstot, D J ^a  

^a University of Washington   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; ELECTRIC INDUCTORS; ELECTRIC RESISTANCE; FREQUENCY RESPONSE; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; SIMULATED ANNEALING; TRANSCEIVERS;

PARASITIC-AWARE DESIGN; RADIO FREQUENCY POWER AMPLIFIERS;

POWER AMPLIFIERS;

EID: 0036823183     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20020603     Document Type: Article

References (14)

1. Rutenbar, R.A.: 'Simulated annealing algorithms: An overview', IEEE Circuits Devices Mag., 1989, pp. 19-26
2. Gray, P.R., and Meyer, R.G.: 'Future directions in silicon ICs for personal communications'. Proceedings of IEEE Custom Integrated Circuits Conference, 1995, pp. 83-90
3. Sowlati, T., Salama, A.C.T., Sitchi, J., Rabjohn, G., and Smith, D.: 'Low voltage, high efficiency GaAs class-E power amplifiers for wireless transmitters', IEEE J. Solid-State Circuits, 1995, 30, pp. 1074-1079
4. Sowlati, T., Greshishchev, Y., and Salama, A.C.T.: '1.8 GHz class-E power amplifier for wireless communications', Electron. Lett., 1996, 32, pp. 1846-1848
5. Wong, G.K., and Long, S.I.: 'An 800 MHz HBT class-E amplifier with 74% PAE at 3.0 volts for GMSK'. Proceedings of GaAs IC Symposium, 1999, pp. 299-302
6. Greenhouse, H.M.: 'Design of planar rectangular microelectronic inductors', IEEE Trans. Parts Hybrids Packag., 1974, pp. 101-109
7. Choi, K.: 'Design and optimization of a class-E power amplifier using simulated annealing techniques', MSEE Dissertation, Arizona State University, 1999
8. Craninckx, J., and Steyaert, M.S.J.: 'A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler', IEEE J. Solid-State Circuits, 1995, 30, pp. 1474-1482
9. Lee, Y.-G., Yun, S.-K., and Lee, H.-Y., 'Novel high-Q bond wire inductor for MMIC'. Proceedings of IEEE International Electron Devices Meeting, 1998, pp. 1971-1974
10. Shi, C.-J. et al.: 'Genetic optimization and programming for analog/RF modeling and synthesis'. Air Force Research Laboratory Technical Report, 1999
11. Sokal, N.O., and Sokal, A.D.: 'Class-E: A new class of high-efficiency tuned single-ended switching power amplifiers', IEEE J. Solid-State Circuits, 1975, pp. 168-176
12. Yoo, C., and Huang, Q.: 'A common-gate switched 0.9 W class-E power amplifier with 41% PAE in 0.25 μm CMOS', IEEE J. Solid-State Circuits, 2001, 36, pp. 823-830
13. Gupta, R., and Allstot, D.J.: 'Parasitic-aware design and optimization of CMOS RF integrated circuits'. IEEE RFIC Symposium, 1998, pp. 325-328
14. Gupta, R., and Allstot, D.J.: 'Parasitic-aware design and optimization of CMOS RF integrated circuits'. Proceedings of IEEE International Microwave Symp., 1998, pp. 1847-1850