Contention-conscious transaction ordering in multiprocessor DSP systems

IEEE Transactions on Signal Processing

Volumn 54, Issue 2, 2006, Pages 556-569

  Khandelia, Mukul ^a   Bambha, Neal K ^b   Bhattacharyya, Shuvra S ^c  

^a SYNOPSYS INC   (United States)

^b UNIVERSITY OF MARYLAND   (United States)

^c UNIVERSITY OF MARYLAND   (United States)

Author keywords

Dataflow; Multiprocessor; Scheduling; Synchronization

Indexed keywords

COMMUNICATION SYSTEMS; DATA FLOW ANALYSIS; HEURISTIC METHODS; ITERATIVE METHODS; MULTIPROCESSING SYSTEMS; SCHEDULING; SYNCHRONIZATION; THROUGHPUT;

CONTENTION-CONSCIOUS TRANSACTION ORDERING; INTERPROCESSOR COMMUNICATION (IPC); MULTIPROCESSOR DIGITAL SIGNAL PROCESSING SYSTEMS;

DIGITAL SIGNAL PROCESSING;

EID: 31344474276     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2005.861074     Document Type: Article

References (34)

1. J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," Int. J. Comput. Simul., vol. 4, pp. 155-182, Apr. 1994.
2. T. C. Hu, "Parallel sequencing and assembly line problems," Oper. Res., vol. 9, no. 6, pp. 841-848, Nov. 1961.
3. K. Parhi and D. G. Messerschmitt, "Static rate optimal scheduling of iterative dataflow programs via optimum folding," IEEE Trans. Comput., vol. 40, no. 2, pp. 178-194, Feb. 1991.
4. G. C. Sih, "Multiprocessor Scheduling to Account for Interprocessor Communication," Ph.D. Dissertation, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, Apr. 1991.
5. S. Y. Kung, P. S. Lewis, and S. C. Lo, "Performance analysis and optimization of VLSI dataflow array," J. Parallel Distrib. Comput., pp. 592-618, 1987.
6. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous dataflow programs for digital signal processing," IEEE Trans. Comput., vol. C-36, no. 2, Feb. 1982.
7. E. A. Lee and J. C. Bier, "Architectures for statically scheduled dataflow," J. Parallel Distrib. Comput., vol. 10, pp. 333-348, Dec. 1990.
8. E. A. Lee and S. Ha, "Scheduling strategies for multiprocessor real-time DSP," in Proc. GLOBECOM, Nov. 1989.
9. S. Sriram and E. A. Lee, "Determining the order of processor transactions in statically scheduled multiprocessors," J. VLSI Signal Process., vol. 15, no. 3, pp. 207-220, Mar. 1997.
10. S. S. Bhattacharyya, S. Sriram, and E. A. Lee, "Optimizing synchronization in multiprocessor DSP systems," IEEE Trans. Signal Process., vol. 45, no. 6, pp. 1605-1618, Jun. 1997.
11. S. Sriram and S. S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization. New York: Marcel Dekker, 2000.
12. S. Sriram, "Minimizing Communication and Synchronization Overhead in Multiprocessors for Digital Signal Processing," Ph.D. Dissertation, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, 1995.
13. R. Reiter, "Scheduling parallel computations," J. Assoc. Comput. Machinery, vol. 15, no. 4, pp. 590-599, Oct. 1968.
14. J. L. Peterson, Petri Net Theory and Modeling of Systems. Englewood Cliffs, NJ: Prentice-Hall, 1981.
15. S. Banerjee, T. Hamada, P. M. Chau, and R. D. Fellman, "Macro pipelining based scheduling on high performance heterogeneous multiprocessor systems," IEEE Trans. Signal Process., vol. 43, no. 6, pp. 1468-1484, Jun. 1995.
16. D. R. Surma and E. Sha, "Application specific communication scheduling on parallel systems," in Proc. 8th Int. Conf. Parallel and Distributed Computing Systems, Sep. 1995, pp. 137-139.
17. D. R. Surma, S. Tongsima, and E. Sha, "Optimal communication scheduling based on collision graph model," in Proc. 1996 Int. Conf. Acoustics, Speech and Signal Processing, vol. VI, May 1996, pp. 3319-3322.
18. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. New York: Freeman, 1991.
19. P. Marwedel and G. Goosens, Code Generation for Embedded Processors. New York: Kluwer Academic, 1995.
20. C. L. McCreary, A. A. Kahn, J. J. Thompson, and M. E. McArdle, "A comparison of heuristics for scheduling DAG's on multiprocessors," in Proc. Int. Paralel Processing Symp., 1994.
21. G. de Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw Hill, 1994.
22. R. Rudell, "Dynamic variable ordering for ordered binary decision diagrams," IEEE Trans. Comput.-Aided Design, 1993.
23. K. Melhorn and S. Näher, LEDA A Platform for Combinatorial and Geometric Computing. Cambridge, U.K.: Cambridge University Press, 1999.
24. T. Tia, Z. Deng, M. Shankar, M. Storch, J. Sun, L.-C. Wu, and J.-S. Liu, "Probabilistic performance guarantee for real-time tasks with varying computation times," in Proc. Real-Time Technology and Applications Symp., 1995, pp. 164-173.
25. S. Hua, G. Qu, and S. Bhattacharyya, "Energy reduction technique for multimedia applications with tolerance to deadline misses," Proc. Design Automation Conf., pp. 131-136, Jun. 2003.
26. G. C. Sih and E. A. Lee, "A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures," IEEE Trans. Parallel Distrib. Syst., vol. 4, no. 2, pp. 75-87, Feb. 1993.
27. J. Teich and T. Blickle, "System-level synthesis using evolutionary algorithms," J. Design Automat. Embedded Syst., vol. 3, no. 1, pp. 23-58, Jan. 1998.
28. M. Wu and D. Gajski, "Hypertool: A programming aid for message-passing architectures," IEEE Trans. Parallel Distrib. Syst., vol. 1, no. 3, pp. 101-119, Jul. 1990.
29. A. Kahn, C. McCreary J. Thompson, and M. McArdle, "A comparison of multiprocessor scheduling heuristics," in Proc. 1994 Int. Conf. Parallel Processing, vol. II, 1994, pp. 243-250.
30. T. O'Neil and E. Sha, "Retiming synchronous data-flow graphs to reduce execution time," IEEE Trans. Signal Process., vol. 49, no. 10, pp. 2397-2407, Oct. 2001.
31. B. Kienhuis and E. F. Deprettere, "Modeling stream-based applications using the SBF model of computation," in Proc. IEEE Workshop on Signal Processing Systems, Sep. 2001, pp. 385-394.
32. G. Bilsen, M. Engels, R. Lauwereins, and J. A. Peperstraete, "Cyclo-static dataflow," IEEE Trans. Signal Process., vol. 44, no. 2, pp. 397-408, Feb. 1996.
33. P. K. Murthy and E. A. Lee, "Multidimensional synchronous dataflow," IEEE Trans. Signal Process., vol. 50, no. 8, pp. 2064-2079, Aug. 2002.
34. B. Bhattacharya and S. S. Bhattacharyya, "Parameterized dataflow modeling for DSP systems," IEEE Trans. Signal Process., vol. 43, no. 10, pp. 2408-2421, Oct. 2001.