Frequent value encoding for low power data buses

ACM Transactions on Design Automation of Electronic Systems

Volumn 9, Issue 3, 2004, Pages 354-384

  Yang, Jun ^a   Gupta, Rajiv ^b   Zhang, Chuanjun ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF ARIZONA   (United States)

Author keywords

Algorithms; Design; Measurement

Indexed keywords

EID: 30744478951     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1013948.1013953     Document Type: Article

References (16)

1. BENINI, L., DEMICHELI, G., MACH, E., SCIUTO, D., AND SILVANO, C. 1997. Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems. In Proceedings of the Great Lakes Symposium on VLSI. 77-82.
2. BENINI, L., MACH, A., MACH, E., PONCINO, M., AND SCARSI, R. 1999. Synthesis of low-overhead interfaces for power-efficient communication over wide buses. In Proceedings of the Design Automation Conference. ACM, New York, 128-133.
3. CADENCE CORPORATION, http://www.cadence.com.
4. CHANG, N., KIM, K., AND CHO, J. 2000. Bus encoding for low-power high-performance memory systems. In Proceedings of the Design Automation Conference. ACM, New York, 800-805.
5. CHENG, W.-C. AND PEDRAM, M. 2000. Power-optimal encoding for DRAM address bus. In Proceedings of the International Symposium on Low Power Electronics Design. ACM/IEEE, New York, 250-252.
6. KOMATSU, S., IKEDA, M., AND ASADA, K. 2000. Bus data encoding with adaptive code-book method for low power IP based design. In Proceedings of the International Workshop on IP based design and Synthesis.
7. KRETZSCHMAR, C., SIEGMUND, R., AND MUELLER, D. 2001. Auto-optimizing bus encoding for reduced power dissipation in dynamically reconfigurable hardware. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms.
8. KENTRON TECHNOLOGIES. Quad band memory (QBM): matching the fastest systems processors by doubling DDR memory bandwidth. http://www.kentrontech.com/ PDF_Files/Presentations/.
9. RAMPRASAD, S., SHANBHAG, N. R., AND HAJJ, I. N. 1999. A coding framework for low-power address and data busses. IEEE Transactions on VLSI Systems 7, 2 (June), 212-221.
10. THE MOSIS SERVICE, http://www.mosis.com.
11. MUSOLL, E., LANG, T., AND CORTADELLA, J. 1997. Exploiting locality of memory references to reduce the address bus energy. In Proceedings of the International Symposium on Low Power Electronics Design. ACM/IEEE, New York, 202-207.
12. STAN, M. R. AND BURLESON, W. P. 1995a. Coding a terminated bus for low power. In Proceedings of the Great Lakes Symposium on VLSI. 70-73.
13. STAN, M. R. AND BURLESON, W. P. 1995b. Bus-invert coding for low power I/O. IEEE Transactions on VLSI Systems 3, 1 (March), 49-58.
14. SU, C.-L., TSUI, C.-Y, AND DESPAIN, A. M. 1994. Saving power in the control path of embedded processors. In Proceedings of the Design and Test of Computers. IEEE, Computer Society Press, Los Alamitos, Calif., 24-30.
15. YANG, J. AND GUPTA, R. 2002. Frequent value locality and its applications. ACM Trans. Embed. Comput. Syst. 1, 1 (Nov.), 79-105.
16. ZHANG, Y., YANG, J., AND GUPTA, R. 2000. Frequent value locality and value-centric data cache design. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems. ACM, New York, 150-159.