Mixed signal SoC era

IEICE Transactions on Electronics

Volumn E87-C, Issue 6, 2004, Pages 867-877

  Matsuzawa, Akira ^a  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

Analog circuit; Analog device; CMOS; LSI; LSI design; Mixed signal technology; System LSI

Indexed keywords

CMOS INTEGRATED CIRCUITS; CONSUMER ELECTRONICS; DELTA SIGMA MODULATION; DIGITAL COMMUNICATION SYSTEMS; DIGITAL STORAGE; LOCAL AREA NETWORKS; LSI CIRCUITS; TRANSCONDUCTANCE;

ANALOG CIRCUIT; ANALOG SIGNAL TECHNOLOGY; MIXED SIGNAL TECHNOLOGY; SYSTEM ON A CHIP (SOC);

MICROPROCESSOR CHIPS;

EID: 3042587875     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (19)

1. S. Gotoh, T. Takahashi, K. Irie, K. Ohshima, N. Mimura, K. Aida, T. Maeda, T. Yamamoto, K. Sushihara, Y. Okamoto, Y. Tai, M. Usui, T. Nakajima, T. Ochi, K. Komiohi, and A. Matsuzawa, "A mixed-signal 0.18μm CMOS SOC for DVD systems with 432M samples/s PRML read channel and 16 Mb embedded DRAM," IEEE J. Solid-State Circuits, vol.36, no.11, pp.1785-1794, Nov. 2001.
2. M. Zargari, D.K. Su, C.P. Yue, S. Rabii, D. Weber, B.J. Kaczynski, S.S. Mehta, K. Singh, S. Mendis, and B.A. Wooley, "A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems," IEEE J. Solid-State Circuits, vol.37, no. 12, pp.1688-1694, Dec. 2002.
3. K.R. Lakshmikumar, R.A. Hadaway, and M.A. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," IEEE J. Solid-State Circuits, vol.21, no.6, pp. 1057-1066, Dec. 1986.
4. M.J. Knitel, P.H. Woerlee, A.J. Scholtem, and A.T. Zeges, "Impact of process scaling on I/f noise in advanced CMOS technologies," IEEE International Electron Devices Meeting. Tech. Digest, pp.463-466, 2000.
5. T. Takemoto, M. Inoue, H. Sadamatsu, A. Matsuzawa, and K. Tsuji, "A fully parallel 10-bit A/D converter with video speed," IEEE J. Solid-State Circuits, vol.17, no.6, pp.1133-1138, 1982.
6. A.G.F. Dingwall, "Monolithic expandable 6b 15MHz CMOS/SOS A/D converter," 1979 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.126-127, 1979.
7. N. Fukushima, T. Yamada, N. Kumazawa, Y. Hasegawa, and M. Soneda, "A CMOS 40 MHz 8b 105 mW two-step ADC," 1989 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.14-15, 1989.
8. K. Kusumoto, A. Matsuzawa, and K. Murata, "A 10-b 20-MHz 30 mW pipelined interpolating CMOS ADC," IEEE J. Solid-State Circuits, vol.28, no.12, pp.1200-1206, 1993.
9. K. Sushihara, H. Kimura, Y. Okamoto, K. Nishimura, and A. Matsuzawa, "A 6b 800 Msamples/s CMOS A/D converter," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.428-429, 2000.
10. 2," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.170-171, 2002.
11. T.B. Cho and P.R. Gray, "A 10b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol.30, no.3, pp.166-172, 1993.
12. H. Kimura, A. Matsuzawa, T. Nakamura, and S. Sawada, "A 10-b 300-MHz interpolated-parallel A/D converter," IEEE J. Solid-State Circuits, vol.28, no.4, pp.438-446, 1993.
13. K. Okamoto, T. Morie, A. Yamamoto, K. Nagano, K. Sushihara, H. Nakahira, R. Horibe, K. Aida, T. Takahashi, M. Ochiai, A. Soneda, T. Kakiage, T. Iwasaki, H. Taniuchi, T. Shibata, T. Ochi, M. Takiguchi, T. Yamamoto, T. Seike, and A. Matsuzawa, "A fully-integrated 0.13/μm CMOS mixed-signal SoC for DVD player applications," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.38-39, 2003.
14. A. Matsuzawa, "How to make efficient communication, collaboration, and optimization from system to chip," IEEE, 40th Design Automation Conference, pp.417-418, June 2003.
15. "International technology roadmap for semiconductors," Technology Working Groups, Austin, TX, 1999.
16. E.O. Johnson, RCA Review, p.163, June 1965.
17. Y. Cong and R.L. Geiger, "A 1.5V 14b 100MS/s self-calibrated DAC," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.128-129, 2003.
18. K. Philips, "A 4.4 mW 76 dB complex sigma-delta ADC for Bluetooth receivers," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.64-65, 2003.
19. A. Dezzani and E. Andre, "1.2 V dual-mode WCDMA/GPRS sigma-delta modulator," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.58-59, 2003.