Improving placement under the constant delay model

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 677-682

  Sulimma, Kolja ^a   Neumann, Ingmar ^a   Vanginneken, Lukas ^b   Kunz, Wolfgang ^a  

^a University of Koblenz Landau   (Germany)

^b MAGMA DESIGN AUTOMATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AREA SAVINGS; CONSTANT DELAYS; EDGE WEIGHTS; PLACEMENT PROBLEMS; PLACEMENT PROCESS; RECURSIVE PARTITIONING; TIMING CLOSURES; WEIGHTED SUM;

OPTIMIZATION; REGRESSION ANALYSIS; WIRE;

EXHIBITIONS;

EID: 3042583305     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998372     Document Type: Conference Paper

References (10)

1. Fiduccia, C and M., Mattheyses, R. M.: "A linear-time heuristic for improving network partitions", Proc. 19th Design Automation Conference, 1982
2. Fishburn, J. and Dunlop, A.: "TILOS: A polynomial programming approach to transistor sizing", Proc. ICCAD-85, 1985
3. Dunlop, A.; Kernighan, B.: "A Procedure for Placement of Standard Cell VLSI Circuits", IEEE Transactions on CAD, vol. 4, no. 1, 1985
4. K. Chaudhary, and M. Pedram: "A nearly optimal algorithm for Technology Mapping minimizing Area under Delay Constraints", Proc. 29th Design Automation Conference, 1992
5. W. Swartz, C. Sechen: "Timing Driven Placement for Large Standard Cell Circuits", Proc. of the 32nd Design Automation Conference ,1995
6. I. Sutherland, R. Sproull: "The theory of logical effort: designing for speed on the back of an envelope", Proc. of the 6th MIT conference: Advanced Research in VLSI, 1990
7. D.-J. Jongeneel et al.: "Area and Search Space Control for Technology Mapping", Proc. 37th Design Automation Conference 2000
8. M. Lefebvre, D. Marple and C. Sechen: "The Future of Custom Cell Generation in Physical Synthesis", Proc. 34th Design Automation Conference, 1997.
9. I. Neumann, D. Stoffel, H. Hartje and W. Kunz: "Cell Replication and Redundancy Elimination During Placement for Cycle Time Optimization", Proc. of the ACM/IEEE Intl. Conference on Computer-Aided Design (ICCAD), 1999.
10. J. Grodstein, E. Lehman, H. Harkness, B. Grundmann and Y. Watanabe: "A Delay Model for Logic Synthesis of Continously-Sized Networks", Proc. of the ACM/IEEE Intl. Conference on Computer Aided Design (ICCAD), 1995