Wavefront scheduling: Path based data representation and scheduling of subgraphs

Journal of Instruction-Level Parallelism

Volumn 2, Issue , 2000, Pages

  Bharadwaj, Jay ^a   Menezes, Kishore ^a   McKinsey, Chris ^b  

^a INTEL CORPORATION   (United States)

^b StarCore Technology Center   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE CONVERTERS; COMPUTER HARDWARE; GRAPH THEORY; OPTICAL PHASE CONJUGATION; PROGRAM PROCESSORS; STORAGE ALLOCATION (COMPUTER);

GLOBAL CODE SCHEDULER (GCS); INSTRUCTION-LEVEL PARALLELISM (ILP); PATH BASED DATA REPRESENTATION; WAVEFRONT SCHEDULING;

DATA ACQUISITION;

EID: 3242806053     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (14)

1. IA-64 Application Developer's Architecture Guide, http://developer.intel. com/design/ia64/devinfo.htm: Intel Corporation, 1999.
2. J. A. Fisher, "Trace scheduling: A technique for global microcode compaction," IEEE Transaction on Computers, vol. C-30, pp. 478-490, July 1981.
3. J. A. Fisher, "Global code generation for instruction-level parallelism: Trace scheduling-2," Technical Report HPL-98-43, Hewlett-Packard Laboratories, June 1993.
4. W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery, "The superblock: An effective structure for VLIW and superscalar compilation," The Journal of Supercomputing, vol. 7, pp. 229-248, January 1993.
5. S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann, "Effective compiler support for predicated execution using the hyperblock," Proceedings of the 25th International Symposium on Microarchitecture (MICRO25), pp. 45-54, 1992.
6. W. A. Havanki, S. Banerjia, and T. M. Conte, "Treegion scheduling for wide-issue processors," Proceedings of the 4th International Symposium on High-Performance Computer Architecture (HPCA-4), February 1998.
7. S. M. Moon and K. Ebcioglu, "An efficient resource-constrained global scheduling technique for superscalar and VLIW processors," Proceedings of the 25th International Symposium on Microarchitecture (MICRO25), pp. 55-71, 1992.
8. J. Ferrante, K. J. Ottenstein, and J. D. Warren, "The program dependence graph and its use in optimization," ACM TOPLAS, vol. 9, pp. 319-349, July 1987.
9. D. Bernstein and M. Rodeh, "Global instruction scheduling for superscalar machines," SIGPLAN'91, PLDI, 1991.
10. D. Bernstein, D. Cohen, and H. Krawcyzk, "Code duplication: An assist for global instruction scheduling," Proceedings of MICRO24, IEEE Computer Society, pp. 103-113, November 1991.
11. J. Bharadwaj, "Representation of control flow and data dependence for machine instructions," Patent No. 5,787,287, July 28 1998.
12. J. Bharadwaj, "Method and apparatus for instruction scheduling to reduce negative effects of compensation code," Patent No. 5,894,576, April 13 1999.
13. D. Bernstein, M. Rodeh, and M. Sagiv, "Proving safety of speculative load instructions at compile-time," 4th European Symposium on Programming, 1992.
14. C. M. McKinsey and J. Bharadwaj, "Interactive instruction scheduling and block ordering," Docket No. 43290.P6462. Patent Pending., Filed Nov. 3rd 1998.