Substrate resistance extraction with direct boundary element method

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 208-211

  Wang, Xiren ^a   Yu, Wenjian ^a   Wang, Zeyi ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; ELECTRIC SIGNAL SYSTEMS; EXTRACTION; LINEAR SYSTEMS; MIXED SIGNAL INTEGRATED CIRCUITS; SAILING VESSELS;

DIRECT BOUNDARY ELEMENT METHOD; EFFICIENT SCHEMES; MIXED-SIGNAL CIRCUIT DESIGN; MULTIPLE RIGHT-HAND SIDES; SUBSTRATE COUPLINGS; SUBSTRATE REGIONS; SUBSTRATE RESISTANCE; SUBSTRATE RESISTANCE EXTRACTION;

BOUNDARY ELEMENT METHOD;

EID: 29244483539     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120806     Document Type: Conference Paper

References (15)

1. J. P. Costa, M. Chou and L. M. Silveira, "Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal lC's," IEEE Trans, on CAD, Vol 18, pp. 597-607, 1999.
2. N. Masoumi, M. I. Elmasry, S. Safavi-Naeini and H. Hadi, "A novel analytical model for evaluation of substrate crosstalk in VLSI circuits," First IEEE International Workshop on Electronic Design, Test and Application, pp. 355-359, 2002.
3. T. Smedes, N. P. van der Meijs, and A. J. van Gendcren, "Extraction of circuit models for substrate cross-talks," IEEE/ACM International Conference on CAD, Digest of Technical Papers, pp. 199-206, 1995.
4. L. M. Silverira and N. Vargas, "Characterizing substrate coupling in deep-submicron designs," IEEE Design and Test of Computers, Vol. 19, pp. 4-15, 2002.
5. E. Schrik, and N, P. van der Meijs, "Combined BEM/FEM substrate resistance modeling," 39th IEEE/ACM Design Automation Conference, pp. 771-776, 2002.
6. R. Ghapurey and R. G. Meyer, "Analysis and simulation of substrate coupling in integrated circuits," International Journal of Circuit Theory and Application, Vol. 23, pp. 381-394, 1995.
7. N. Masoumi, M. I. Elemasry, and S. Safavi-Naeini, "Fast and efficient parametric modeling of contact-to-substratc coupling," IEEE Trans, on CAD, Vol. 19, pp. 1282-1292, 2000.
8. R. Gharpurey, and R. G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE J. SoIid-State Circuits, Vol. 31, pp. 344-353, 1996.
9. A. M. Nikneijad, R. Gharpurey, and R. G. Meyer, "Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits," IEEE Trans, on CAD, Vol. 17, pp. 305-315, 1998.
10. Z. Wang and Q. Wu, "A two-dimensional resistance simulator using the boundary element method," IEEE Trans, on CAD, Vol. 11, pp. 497-504, 1992.
11. W. Yu, Z. Wang and J. Gu, "Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM," IEEE Trans, on MTT, Vol. 51, pp. 109-199, 2003.
12. W. Vu, Z. Wang, "Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain," IEEE Trans, on MTT, Vol. 52, pp. 560-566, 2004.
13. Y. Saad and M. H. Schultz, "GMRES: A generalized minimal residual algorithm for solving nonsymmctric linear systems," SIAM J. Scientific and Statistical Computing, Vol. 7, pp. 856-869, 1986.
14. Z. Zhao, X. Wang, "Error estimation and h adaptive boundary elements," Engineering Analysis with Boundary Elements, Vol. 23, pp. 793-803, 1999.
15. Avant! Corp., Raphael Reference Manual, 2000.