Analog MIMO detector: The concept and initial results

1st International Symposium on Wireless Communication Systems 2004, Proceedings ISWCS '04

Volumn , Issue , 2004, Pages 280-284

  Piechocki, Robert J ^a   Garrido, Jose ^a   McNamara, Darren ^b   McGeehan, Joe ^b   Nix, Andy ^a  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

^b TOSHIBA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DECODING; FIELD PROGRAMMABLE GATE ARRAYS; SIGNAL DETECTION; SIGNAL RECEIVERS; TRANSISTORS; TURBO CODES;

MIMO DETECTION; MIMO SYSTEMS; PROCESSING SPEED; TURBO DECODER;

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 28844477555     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. H.-A. Loeliger, F. Lustenberger, M. Helfenstein, and F. Tarky, "Probability propagation and decoding in analog vlsi," IEEE International Symposium on Information Theory, Cambridge, MA, USA" p. 146, 1998.
2. J. Hagenauer and M. Winklhofer, "The analog decoder," IEEE International Symposium on Information Theory, p. 145, 1998.
3. Felix Lustenberger, "On the design of analog iterative VLSI decoders," November 2000, PhD Dissertation, ETH Zrich, No 13879, Hartung-Gorre, Konstanz, Series in Signal and Information Processing, Vol. 2, ISBN 3-89649-622-0, ISSN 1616-671X.
4. A. Xotta, D. Vogrig, A. Gerosa, A.Neviani, A.Graell, A.Amat, G.Montorsi, M. Bruccoleri, and G.Betti, "An all-analog CMOS implementation of a turbo decoder for hard-disk drive read channels," IEEE International Symposium on Circuits and Systems, ISCAS 2001, vol. 5, pp. 69-72, 2002.
5. A. Mondragon-Torres, E. Sanchez-Sinencio, and K. Narayanan, "Floating-gate analog implementation of the additive soft-input soft-output decoding algorithm," IEEE Transactions on Circuits and Systems - 1: Fundamental Theory and Applications, vol. 50, no. 10, pp. 1256-1269, 2003.
6. V. Gaudet and G. Gulak, "A 13.3Mbps 0.35um CMOS analog turbo decoder IC with a configurable interleaver," IEEE Journal of Solid-State Circuits, vol. 38, no. 11, pp. 2010-2015, 2003.
7. C. Winstead, J. Dai, S. Yu, C. Myers, R. Harrison, and C. Schlegel, "CMOS analog MAP decoder for (8,4) Hamming code," IEEE Journal of Solid-State Circuits, vol. 39, no. 1, pp. 122-131, 2004.
8. Carver Mead, Analog VLSI and neural systems, Addison Wesley, 1989.
9. J. Hagenauer, E. Offer, C. Measson, and M. Morz, "Decoding and equalisation with analog non-linear networks," European Transactions on Communications, , no. 12, 1999.
10. J.S. Pena-Finol and J.A. Connelly, "A MOS four-quadrant analog multiplier using the quarter-square technique," J. of Solid State Circuits, vol. 22, no. 6, pp. 1064-1073, 1987.