An ultra low-power current-mode sense amplifier for SRAM applications

Journal of Circuits, Systems and Computers

Volumn 14, Issue 5, 2005, Pages 939-951

  Kong, Zhi Hui ^a   Yeo, Kiat Seng ^a   Chang, Chip Hong ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Current mode sense amplifier; Low power circuit design; Static random access memory

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAPACITANCE; CMOS INTEGRATED CIRCUITS;

BIT-LINE CAPACITANCES; LOW-POWER CHARACTERISTICS; LOW-POWER CURRENT DESIGN; SENSING SPEED;

STATIC RANDOM ACCESS STORAGE;

EID: 28744440622     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S021812660500274X     Document Type: Article

References (17)

1. L. Benini, Leading edge low-power design (SOCs), Proc. Asia and South Pacific Design Automation Conf. (2003), pp. 385-389.
2. C. Piguet, M. Renaudin and T. J.-F. Omnes, Special session on low-power systems-on-chips, Proc. Design, Automation and Test Conf. (2001), pp. 488-494.
3. K. S. Yeo, S. S. Rofail and W. L. Goh, CMOS/BiCMOS ULSI: Low-Voltage Low-Power (Prentice Hall, Upper Saddle River, USA, 2002).
4. M. I. Elmasry, Low-power VLSI CMOS circuit design, Proc. Int. Conf. Microelectronics (2000), p. 4.
5. S. M. S. Kang, Elements of low power design for integrated systems, Proc. Int. Symp. Low-Power Electronics and Design (2003), pp. 205-210.
6. Y.-S. Chang and C. M. Kyung, Conforming block inversion for low-power memory, IEEE Trans. Very Large Scale Integration Syst. 10 (2002) 15-19.
7. J. Montanaro, R. T. Witek, K. Anne, A. J. Black, E. M. Cooper, D. W. Dobberpuhl, P. M. Donahue, J. Eno, W. Hoeppner, D. Kruckemyer, T. H. Lee, P. C. M. Lin, L. Madden, D. Murray, M. H. Pearce, S. Santhanam, K. J. Snyder, R. Stehpany and S. C. Thierauf, A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor, IEEE J. Solid-State Circuits 31 (1996) 1703-1714.
8. Y.-S. Chang, B.-I. Park, I.-C. Park and C.-M. Kyung, Customization of a CISC processor core for low-power applications, IEEE Int. Conf. Computer Design (1999), pp. 152-157.
9. B. Bhaumik, P. Pradhan, G. S. Visweswaran, R. Varambally and A. Hardi, A low power 256 KB SRAM design, Proc. Int. Conf. VLSI Design (1999), pp. 67-70.
10. X.-M. Zhao, Y.-Z. Ye, M.-Y. Yu and X.-M. Li, A fast low power embedded cache memory design, Proc. Int. Conf. ASIC (2001), pp. 566-569.
11. M. Jagasivamani and S. H. Dong, Development of a low-power SRAM compiler, IEEE Int. Symp. Circuits Syst. 4 (2001) 498-501.
12. M. Takada, K. Nakamura and T. Yamazaki, High speed submicron BiCMOS memory, IEEE J. Solid-State Circuits 42 (1995) 497-505.
13. A. S. Shubat, R. Kazerounian, R. Irani, A. Roy, G. A. Rezvani, B. Eitan and C. Y. Yang, A bipolar load CMOS SRAM cell for embedded applications, IEEE Electron. Dev. Lett. 16 (1995) 169-171.
14. E. Seevinck, P. J. V. Beers and H. Ontrop, Current mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's, IEEE J. Solid-State Circuits 26 (1991) 525-536.
15. P. Y. Chee, P. C. Liu and L. Siek, High-speed hybrid current-mode sense amplifier for CMOS SRAMs, Electron. Lett. 28 (1992) 871-873.
16. K. S. Yeo, New current conveyor for high-speed low-power current sensing, IEE Proc. Circuits Dev. Syst. 145 (1998) 85-89.
17. K. S. Yeo, W. L. Goh, Z. H. Kong, Q. X. Zhang and W. G. Yeo, High-performance low-power current sense amplifier using a cross-coupled current-mirror configuration, IEE Proc. Circuits Dev. Syst. 149 (2002) 308-314.