Low power SRAM techniques for handheld products

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 198-202

  Islam, Rabiul ^a   Brand, Adam ^a   Lippincott, Dave ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Back bias; Bitcell; Leakage; Memory

Indexed keywords

CELLULAR TELEPHONE SYSTEMS; CMOS INTEGRATED CIRCUITS; DATA ACQUISITION; DATA STORAGE EQUIPMENT; HAND HELD COMPUTERS; LEAKAGE CURRENTS;

BACKBIAS; BITCELL; LEAKAGE; MEMORY;

STATIC RANDOM ACCESS STORAGE;

EID: 28444481069     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2005.195514     Document Type: Conference Paper

References (7)

1. Y. Ye et al, "A New Technique for Standby Leakage Reduction in High Performance Circuits", Symposium on VLSI Circuits, pp.40-41, June 1998.
2. A. Keshavarzi et al, "Effectiveness of Reverse Body Bias for Leakage Control, in Scaled Dual-Vt CMOS IC's" ,Intl. Symp. on Low Power Electronics and Design, pp202-212, Aug. 2001
3. P. Royannez et al, "90nm Low Leakage SoC Design Techniques for Wireless Applications" ,Intl. Solid-State Circuits Conf., pp138-139, Feb. 2005.
4. L. Clark et al, "Standby Power Management for a 0.18□m Microprocessor" ,Proc. of ISLPED'02, 2002
5. S. Toril et al, "A 600MIPS 120mW 70mA Leakage Triple-CPU Mobile Application Processor Chip" ,Intl. Solid-State Circuits Conf., pp136-137, Feb. 2005.
6. Y. Fukaura et. al, "A Highly Manufacturable High Density Embedded SRAM Technology for 90nm CMOS" ,Intl. Electron Device Conf., pp.421-424, Dec 2002.
7. S. Jung et. al, "A Novel 0.79mm2 SRAM Cell by KrF Lithography and High Performance 90nm CMOS Technology for Ultra High Speed SRAM" ,Intl. Electron Device Conf., pp.418-420, Dec 2002.