Scatter-add in data parallel architectures

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2005, Pages 132-142

  Ahn, Jung Ho ^a   Erez, Mattan ^a   Dally, William J ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COSTLY SERIALIZATION; DATA PARALLELISM; PARALLEL ARCHITECTURES; PARALLEL PROGRAMMING;

COMPUTATIONAL METHODS; COMPUTER PROGRAMMING LANGUAGES; COSTS; DATA ACQUISITION; MULTIMEDIA SYSTEMS; PARALLEL PROCESSING SYSTEMS; SET THEORY;

COMPUTER ARCHITECTURE;

EID: 28444465497     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2005.30     Document Type: Conference Paper

References (43)

1. ATI. RADEON X800 Technology Specifications, 2004. http://www.ati.com/ products/radeonx800/specs.htrnl.
2. S. Bae, K. A. Alsabti, and S. Ranka. Array Combining Scatter Functions on Coarse-Grained, Distributed-Memory Parallel Machines, 1997.
3. G. H. Barnes, R. M. Brown, M. Kalo, D. J. Kuck, D. L. Slotnick, and R. A. Stokes. The Illiac IV computer. IEEE Transactions on Computers, C-17:746-757, 1968.
4. J. Boisseau, L. Carter, K. Gatlin, A. Majumdar, and A. Snavely. NAS benchmarks on the Tera MTA. In Proceedings of the Multithreaded Execution Architecture and Compilation Workshop, 1998.
5. L. Catabriga, M. Martins, A. Coutinho, and J. Alves. Clustered Edge-By-Edge Preconditioners for Non-Symmetric Finite Element Equations, 1998.
6. T. E. S. Center. Earth simulator, http://www.es.jamstec.go.jp/esc/eng/ES/ hardware.html.
7. T. R. Chandrupatla and A. D. Belegundu. Introduction to Finite Elements in Engineering. Prentice Hall, 2002.
8. S. Chatterjee, G. E. Blelloch, and M. Zagha. Scan Primitives for Vector Computers. In Supercomputing, pages 666-675, 1990.
9. Cray Inc. Cray XI System, http://www.cray.com/products/systems/x1/.
10. W. J. Dally, P. Hanrahan, M. Erez, T. J. Knight, F. Labonté, J. H. Ahn, N. Jayasena, U. J. Kapasi, A. Das, J. Gummaraju, and I. Buck. Merrimac: Supercomputing with Streams. In SC2003, Nov 2003.
11. E. Darve, M. Wilson, and A. Pohorille. Calculating Free Energies using a Scaled-Force Molecular Dynamics Algorithm. Molecular Simulation, 28(1-2):113-144, 2002.
12. K. Diefendorff. Sony's Emotionally Charged Chip. Microprocessor Report. 13(5):6-11, Apr 1999.
13. D. Elliott, M. Snelgrove, and M. Stumm. Computational RAM: A memory-SIMD hybrid and its application to DSP. In Custom Integrated Circuits Conference, May 1992.
14. B. R. Gaeke, P. Husbands, X. S. Li, L. Oliker, K. A. Yelick, and R. Biswas. Memory-Intensive Benchmarks: IRAM vs. Cache-Based Machines. In International Parallel and Distributed Processing Symposium, Apr 2002.
15. A. Gottlieb, R. Grishman, C. P. Kruskal, K. P. McAuliffe, L. Rudolph, and M. Snir. The NYU Ultracomputer - designing an MIMD parallel computer. IEEE Transactions on Computers, C-32(2): 175-189, Feb 1984.
16. T. R. Halfhill. Floating Point Buoys ClearSpeed. Microprocessor Report, Nov 2003.
17. High Performance Fortran Forum. High Performance Fortran language specification, version 1.0. Technical Report CRPC-TR92225, High Performance Fortran Forum, Houston, TX, 1993.
18. W. D. Hillis and L. W. Tucker. The CM-5 Connection Machine: a scalable supercomputer. Communications of the ACM, 36(11 ):31-40, 1993.
19. Hoare and Dietz. A Case for Aggregate Networks. In IPPS: 11th International Parallel Processing Symposium, pages 162-166. IEEE Computer Society Press, 1998.
20. Y. Kang, W. Huang, S. M. Yoo, D. Keen, Z. Ge, V. Lam, P. Pattnaik, and J. Torrellas. FlexRAM: Toward an Advanced Intelligent Memory System. In International Conference on Computer Design, pages 192-201, Oct 1999.
21. U. J. Kapasi, S. Rixner, W. J. Dally, B. Khailany, J. H. Ahn, P. Mattson, and J. D. Owens. Programmable Stream Processors. IEEE Computer, Aug 2003.
22. R. E. Kessler and J. L. Schwarzmeier. Cray T3D: a new dimension for Cray Research. In COMPCON, pages 176-182, Feb 1993.
23. B. Khailany. The VLSI Implementation and Evaluation of Area- and Energy-Efficient Streaming Media Processors. PhD thesis, Stanford University, Jun 2003.
24. L. Kohn and N. Margulis. Introducing the Intel i860 64-bit Microprocessor. IEEE Micro, 9(4): 15-30, Aug 1989.
25. C. Kozyrakis. A Media-Enhanced Vector Architecture for Embedded Memory Systems. Technical report, University of California at Berkeley, 1999.
26. J. Laudon and D. Lenoski. The SOI Origin: A ccNUMA Highly Scalable Server. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 241-251, Jun 1997.
27. C. E. Leiserson, Z. S. Abuhamdeh, D. C. Douglas, C. R. Feynman, M. N. Ganmukhi, J. V. Hill, W. D. Hillis, B. C. Kuszmaul, M. A. S. Pierre, D. S. Wells, M. C. Wong-Chan, S.-W. Yang, and R. Zak. The network architecture of the Connection Machine CM-5. Journal of Parallel and Distributed Computing, 33(2): 145-158, 1996.
28. Motorola, Inc. AltiVec Technology Programming Interface Manual. Motorola, Inc, 1999.
29. S. Oberman, F. Weber, N. Juffa, and G. Favor. AMD 3DNow! Technology and the K.6-2 Microprocessor. In Hot Chips 10. Aug 1998.
30. C. OpenGL Architecture Review Board. OpenGL Reference Manual: The Official Reference Document to OpenGL, Version 1.4. Addison Wesley Professional, 2004.
31. M. Oskin, F. T. Chong, and T. Sherwood. Active Pages: A Computation Model for Intelligent Memory. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 192-203, 1998.
32. A. Peleg and U. Weiser. MMX Technology Extension to the Intel Architecture. IEEE Micro, 16(4):42-50, Aug 1996.
33. W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery. Numerical Recipes in Fortran 90. Cambridge University Press, 1996.
34. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory Access Scheduling. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 128-138, Jun 2000.
35. R. M. Russell. The CRAY-1 Computer System. Communications of the ACM, 21(1):63-72, Jan. 1978.
36. Y. Saad. Iterative Methods for Sparse Linear Systems. Society for Industrial & Applied Mathematics, second edition, 2003.
37. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 422-433, 2003.
38. S. L. Scott. Synchronization and communication in the T3E multiprocessor. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 26-36, 1996.
39. nVIDIA. nVIDIA GeFORCE 6 Technology Specifications, 2004. http://www.nvidia.com/object/geforce6- tech-specs.html.
40. M. Tremblay, J. M. O'Connor, V. Narayanan, and L. He. VIS Speeds New Media Processing. IEEE Micro, 16(4): 10-20, Aug 1996.
41. D. van der Spoel, A. R. van Buuren, E. Apol, P. J. Meulenhoff, D. P. Tieleman, A. L. T. M. Sijbers, B. Hess, K. A. Feenstra, E. Lindahl, R. van Drunen, and H. J. C. Berendsen. Gromacs User Manual version 3.1. http://www.gromacs.org, 2001.
42. T. J. Williams. 3D Gyrokinetic Particle-In-Cell Simulation of Fusion Plasma Microturbulence on Parallel Computers. In Internal Simulators Conference on High Performance Computing, Mar/Apr 1993.
43. M. Woodacre, D. Robb, D. Roe, and K. Feind. The SGI Altix 3000 Global Shared-Memory Architecture. SGI White Paper, 2003.