A multiplexer based test method for self-timed circuits

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2005, Pages 166-175

  Beest, Frank Te ^a   Peeters, Ad ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COST EFFECTIVENESS; FEEDBACK; STANDARDS;

MULTIPLEXER; SELF-TIMED CIRCUITS;

NETWORKS (CIRCUITS);

EID: 28444463285     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2005.5     Document Type: Conference Paper

References (12)

1. F. J. t. Beest. Full scan testing of handshake circuits. PhD thesis, Twente University, Enschede, The Netherlands, May 2003.
2. F. t. Beest, A. Peeters, K. van Berkel, and H. Kerkhoff. Synchronous full-scan for asynchronous handshake circuits. Journal of Electronic Testing: Theory and Applications, 19:397-406, 2003.
3. F. t. Beest, A. Peeters, M. Verra, K. van Berkel, and H. Kerkhoff. Automatic scan insertion and test generation for asynchronous circuits. In Proc. International Test Conference, pages 804-813, Oct. 2002.
4. K. v. Berkel, A. Peeters, and F. te Beest. Adding synchronous and LSSD modes to asynchronous circuits. Microprocessors and Microsystems, 27(9):461-471, Oct. 2003.
5. S. DasGupta, P. Goel, R. Walther, and T. Williams. A variation of LSSD and its implicationson design and test pattern generation in VLSI. In IEEE Test Conference, 1982.
6. E. Eichelberger and T. Williams. A logic design structure for LSI testability. In IEEE Transactions on Computers, pages 462-468, 1978.
7. M. Garey and D. Johnson. Computers and Intractability - A Guide to the Theory of' NP-Completeness. W.H. Freeman and Company, 1979.
8. L. Lavagno, M. Kishinevsky, and A. Lioy. Testing redundant asynchronous circuits by variable phase splitting. In Proc. European Design Automation Conference (EURO-DAC), pages 328-333. IEEE Computer Society Press, Sept. 1994.
9. E. J. Marinissen, R. Kapur, M. Lousberg, T. McLaurin, M. Ricchetti, and Y. Zorian. On IEEE P1500's Standard for Embedded Core Test. Journal of Electronic Testing: Theory and Applications (JETTA), 18(4/5):365-383, August 2002.
10. O. A. Petlin and S. B. Furber. Scan testing of asynchronous sequential circuits. In Proc. of the Great Lakes Symposium on VLSI, pages 224-229, Mar. 1995.
11. M.-D. Shieh, C.-L. Wey, and P. D. Fisher. A scan design for asynchronous sequential logic circuits using SR-latches. In Proc. of the Midwest Symposium on Circuits and Systems, pages 1300-1303, 1993.
12. J. Sparsø and S. Furber, editors. Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, 2001.