On event generators for address event representation transmitters

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 5839, Issue , 2005, Pages 148-159

  Serrano Gotarredona, Rafael ^a   Serrano Gotarredona, Teresa ^a   Linares Barranco, Bernabé ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMMUNICATION CHANNELS (INFORMATION THEORY); DIGITAL CIRCUITS; IMAGE PROCESSING; NEUROLOGY; REAL TIME SYSTEMS; TELECOMMUNICATION NETWORKS;

ADDRESS EVENT REPRESENTATION (AER); COMMUNICATION CIRCUITS; DIGITAL COMMUNICATION; NEURONS;

TRANSMITTERS;

EID: 28344444375     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.607707     Document Type: Conference Paper

References (17)

1. M. Mahowald, "VLSI analogs of neuronal visual processing: A synthesis of form and function" Ph.D. dissertation, Computer Science, Caltech 1992.
2. A. Mortara and E. A. Vittoz, "A communication tailored for analog VLSI artificial neural networks: Intrinsic performance and limitations", IEEE Transactions on neural networks, Vol. 5, No 3, pp 459-466, May 1994.
3. K. A. Boahen, "Communicating Neuronal Ensembles between Neuromorphic Chips", Neuromorphic Systems Engineering, chapter 11, Kluwer Academic Publishers, edited by T. S. Lande, 1998.
4. Boahen KA, "A Throughput-On-Demand Address-Event Transmitter for Neuromorphic Chips", ARVLSI'99, Atlanta, GA. Proceedings published by IEEE Computer Society Press, Los Alamitos, CA, pp. 72-86, 1999.
5. E. Culurciello, R. Etienne-Cummings and K. Boahen, "An Address-Event representation digital image sensor", Electronic Letters, pp. 1443-1445, 22nd November 2001.
6. V. Brajovic, "Lossless non-arbitrated address event coding", Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS'03), Vol. 5, pp. 825 - 828, May 2003.
7. P. Rüedi, P. Heim, F.Kaess, E.Grenet, F. Heitger, P. Burgi, S. Gyer and P. Nussbaum, "A 128×128 pixel 120dB dynamic range vision-sensor chip for image contrast and orientation extraction", IEEE journal of solid-state circuits, Vol. 38, No. 12, December 2003.
8. K. A. Boahen, "A burst-mode word-serial address-event link I: Transmitter design", IEEE transactions on circuits and systems II, Vol. 51, No. 7, pp. 1269- 1280, July 2004.
9. F. Rosenblatt, "The perceptron: a probabilistic model for information storage and organization in the brain", Phycological review, 65, pp. 386-408, 1958.
10. H. Graf, L. Jackel, R. Howard, B. Strughn, J. Denkker, W. Hubbard, D. Tennant and D. Swartz, "VLSI implementation of a neural network memory with several hundreds of neurons", American Institute. Physics conference proceedings 151, pp. 414-419, 1986.
11. C. A. Mead, "Analog VLSI and neural systems", Addison-Wesley, 1989.
12. D. E. Van Den Bout and T. K. Miller III, "A digital architecture employing stochasticism for the simulation of Hopfield neural nets", IEEE transactions on circuits and systems, Vol. 36, No. 5, May 1989.
13. D.H. Goldberg, G. Cauwenberghs and A.G. Andreou, "Probabilistic synaptic weighting in a reconfigurable network of VLSI Integrate & Fire neurons", Neural Networks Vol. 14, pp. 781-793, (2001 Special issue).
14. C. M. Higgins and C. Koch, "A modular multi-chip neuromorphic architecture for real-time visual processing", Analog integrated circuits and signal processing, Vol. 24, pp. 195-211, 2000.
15. S.Thorpe, A. Delorme and R. Van Rullen, "Spike-based strategies for rapid processing", Neural Networks, Vol. 14, pp. 715-725, (2001 Special issue).
16. J. Lazzaro and J. Wawrzynek, "A multi-sender asynchronous extension to the AER protocol" Proc. of 16th Conference on Advanced Research in VLSI (ARVLSI'95), pp. 158-171, 1995.
17. A. Mortara and E. A. Vittoz, "A communication scheme for analog VLSI perceptive systems", IEEE journal of solid-state circuits, Vol. 30, No. 6, June 1995.