Discrete cosine and sine transforms - Regular algorithms and pipeline architectures0

Signal Processing

Volumn 86, Issue 2, 2006, Pages 230-249

  Nikara, Jari A ^a   Takala, Jarmo H ^a   Astola, Jaakko T ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

Array processing; Digital signal processing; Fast transforms; Perfect shuffle; VLSI

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; DIGITAL SIGNAL PROCESSING; MATRIX ALGEBRA; PIPELINES; VLSI CIRCUITS;

DISCRETE COSINE TRANSFORM (DCT); DISCRETE SINE TRANSFORM (DST); FACTORIZATION; TRANSFORM MATRICES;

COSINE TRANSFORMS;

EID: 28244449265     PISSN: 01651684     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sigpro.2005.05.014     Document Type: Article

References (24)

1. A. Viholainen, J. Alhava, M. Renfors, Implementation of parallel cosine and sine modulated filter banks for equalized transmultiplexer systems, in: Proceedings of the IEEE International Conference on Acoustic, Speech, Signal Processing, vol. 6, Salt Lake City, UT, USA, May 7-11, 2001, pp. 3625-3628.
2. Z. Wang Fast algorithms for the discrete W transform and for the discrete Fourier transform IEEE Trans. Acoust. Speech Signal Process. 32 4 August 1984 803 816
3. C. Loeffler, A. Ligtenberg, G.S. Moschytz, Practical fast 1-D DCT algorithms with 11 multiplications, in: Proceedings of the IEEE International Conference on Acoustic, Speech, Signal Processing, vol. 2, Glasgow, UK, May 23-26, 1989, pp. 988-991.
4. Z. Wang Fast discrete sine transform algorithms Signal Process. 19 2 February 1990 91 102
5. Z. Wang Pruning the fast discrete cosine transform IEEE Trans. Commun. 39 5 May 1991 640 643
6. J. Astola, and D. Akopian Architecture-oriented regular algorithms for discrete sine and cosine transforms IEEE Trans. Signal Process. 47 4 April 1999 1109 1124
7. J. Takala, D. Akopian, J. Astola, and J. Saarinen Constant geometry algorithm for discrete cosine transform IEEE Trans. Signal Process. 48 6 June 2000 1840 1843
8. J. Kwak, and J. You One- and two-dimensional constant geometry fast cosine transform algorithms and architectures IEEE Trans. Signal Process. 47 7 July 1999 2023 2034
9. S.-F. Hsiao, and J.-M. Tseng New matrix formulation for two-dimensional DCT/IDCT computation and its distributed-memory VLSI implementation IEE Proc.-Vis. Image Process. 149 2 April 2002 97 107
10. P.-Z. Lee, and F.-Y. Huang Restructured recursive DCT and DST algorithms IEEE Trans. Signal Process. 42 7 July 1994 1600 1609
11. J. Nikara, J. Takala, D. Akopian, J. Saarinen, Pipeline architecture for DCT/IDCT, in: Proceedings of the IEEE International Symposium on Circuits Systems, vol. 4, Sydney, Australia, May 6-9, 2001, pp. 902-905.
12. J. Takala, J. Nikara, Unified pipeline architecture for discrete sine and cosine transforms of type IV, in: Proceedings of the Third International Conference on Information Communication and Signal Processing, Singapore, October 15-18, 2001.
13. J. Takala, J. Nikara, K. Punkka, Pipeline architecture for two-dimensional discrete cosine transform and its inverse, in: Proceedings of the Ninth International Conference on Electronics Circuits Systems, vol. 3, Dubrovnik, Croatia, September 15-18, 2002, pp. 947-950.
14. E.W. Weisstein. Matrix direct sum From MathWorld - A Wolfram Web Resource, 2004. [Online] Available: http://mathworld.wolfram.com/ MatrixDirectSum.html
15. J. Granata, M. Conner, and R. Tolimieri Recursive fast algorithms and the role of the tensor product IEEE Trans. Signal Process. 40 12 December 1992 2921 2930
16. J. Takala, and T. Järvinen Stride permutation access in interleaved memory systems S.S. Bhattacharyya E.F. Deprettere J. Teich Domain-Specific Multiprocessors - Systems, Architectures, Modeling, and Simulation 2004 Marcel Dekker New York, USA 63 84 (Chapter 4)
17. M. Davio Kronecker products and shuffle algebra IEEE Trans. Comput. 30 2 February 1981 116 125
18. J. Nikara, J. Takala, Unified pipeline architecture for in-order 8 × 8 DCT and IDCT, in: Proceedings of the 5th World Multiconference Systemics Cybernetics Informatics, vol. 4, Orlando, FL, USA, July 22-25, 2001, pp. 30-35.
19. C.B. Shung, H.-D. Lin, R. Cypher, P.H. Siegel, and H.K. Thapar Area-efficient architectures for the Viterbi algorithm I. Theory IEEE Trans. Commun. 41 4 April 1993 636 644
20. C.B. Shung, H.-D. Lin, R. Cybher, P.H. Siegel, and H.K. Thapar Area-efficient architectures for Viterbi algorithm II. Applications IEEE Trans. Commun. 41 5 May 1993 802 807
21. A. Madisetti, and A.N. Wilson A 100 MHz 2-D 8 × 8 DCT/IDCT processor for HDTV applications IEEE Trans. Circuits Syst. Video Technol. 5 2 April 1995 158 165
22. Y.-P. Lee, L.-G. C, T.-H. Chen, M.-J. Chen, and C.-W. Ku A cost-effective architecture for 8 × 8 two-dimensional DCT/IDCT using direct method IEEE Trans. Circuits Syst. Video Technol. 7 3 June 1997 459 467
23. Y. Katayama, T. Kitsuki, and Y. Ooi A block processing unit in single-chip MPEG-2 video encoder LSI J. VLSI Signal Process. 22 1 August 1999 59 64
24. H. Lim, V. Piuri, and E.E. Swartzlander A serial-parallel architecture for two-dimensional discrete cosine and inverse discrete cosine transforms IEEE Trans. Comput. 49 12 December 2000 1297 1309