Pipeline architecture for DCT/IDCT

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 4, Issue , 2001, Pages 902-905

  Nikara, Jari ^a   Takola, Jarmo ^a   Akopian, David ^b   Saarinen, Jukka ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

^b NOKIA RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARITHMETIC UNIT; CRITICAL PATHS; GEOMETRY ALGORITHMS; MODULAR ARCHITECTURES; ONE-DIMENSIONAL STRUCTURE; PIPELINE ARCHITECTURE; SEQUENTIAL DATA; VERTICAL PROJECTION;

DISCRETE COSINE TRANSFORMS;

EID: 0005753421     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.922384     Document Type: Conference Paper

References (9)

1. A. Madisetti and A. N. Wilson, "A 100 MHz 2-D 8x8 DCTADCT processor for HDTV applications," IEEE Trans. on Circuits and Sysrerns for Video Technology. vol. 5, no. 2, pp. 158-165, Apr. 1995.
2. W. H. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform," ZEEE f i 0 1 i S 017 Co-iz-nrrriicnriorzvs,o l. 25, no. 9, pp. 1004-1009, Sept. 1977.
3. K.-H. Cheng. C.-S. Huang, and C.-P. Lin, "The design and implementation of DCTADCT chip with novel architecture," in Proc. IEEE bir. Syrizposiurn on Circuits and Systems, Geneva, Switzerland, May 28-31 2000, pp. 741-744.
4. H. L. Groginsky and G. A. Works, "A pipeline fast Fourier transform," IEEE Trans. 017 Conzpurers, vol. 19, no. 11, pp. 1015-1019, NOV. 1970.
5. S.-F. Hsiao, W.-R. Shiue, and J.-M. Tseng, "A cost efficient fully-pipelinable architecture for DCTADCT," IEEE Trans. on Corisur-zerE lectronics, vol. 45, no. 3, pp. 515-525, Aug. 1999.
6. Z. Wang, "Pruning the fast discrete cosine transform," ZEEE Traris. on Co-nrizirriicatio-ivso, l. 39, no. 5, pp. 640-643, May 1991.
7. J. Takala, D. Akopian, J. Astola, and J. Saarinen, "Constant geometry algorithm for discrete cosine transform," IEEE Trans. 017 Sigiial Processing, vol. 48, no. 6, pp. 1840-1843, June 2000.
8. J. Nikara, J. Takala, D. Akopian, J. Astola, and J. Saarinen, "Pipelined architecture for inverse discrete cosine transform," in Proc. X Europcnri Signal Piacessirig Corfererice, Tampere, Finland, Sept. 4-9 2OOO. vol. I, pp. 279-282.
9. C. B. Shung, H.-D. Lin, R. Cybher, P. H. Siegel, and H. K. Thapar. "Area-efficient architectures for Viterbi algorithm I Theory," IEEE Traris. 0 1 7 Con-mui-icafioiviso,l 41. no. 4, pp. 636-644. Apr. 1993.