메뉴 건너뛰기




Volumn 40, Issue 11, 2005, Pages 2323-2327

15-GHz Fully integrated nMOS switches in a 0.13-μ,m CMOS process

Author keywords

15 GHz; GaAs MMIC switch; Impedance transformation networks; Insertion loss; Integrated circuits; Isolation; MOS; Switch; Ultra wide band (UWB)

Indexed keywords

GAAS MMIC SWITCH; IMPEDANCE TRANSFORMATION NETWORKS (ITN); INSERTION LOSS; ISOLATION; ULTRA-WIDE-BAND (UWB);

EID: 27844566754     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.857346     Document Type: Article
Times cited : (61)

References (21)
  • 1
    • 0033682273 scopus 로고    scopus 로고
    • A 900-MHz T/R switch with a 0.8-dB insertion loss implemented in a 0.5-μm CMOS process
    • May
    • F.-J. Huang and K. K. O, "A 900-MHz T/R switch with a 0.8-dB insertion loss implemented in a 0.5-μm CMOS process," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 2000, pp. 341-344.
    • (2000) Proc. IEEE Custom Integrated Circuits Conf. (CICC) , pp. 341-344
    • Huang, F.-J.1    O, K.K.2
  • 2
    • 27844494924 scopus 로고    scopus 로고
    • A 2.4-GHz single-pole double-throw T/R switch with 0.8-dB insertion loss implemented in a CMOS process
    • Sep.
    • _, "A 2.4-GHz single-pole double-throw T/R switch with 0.8-dB insertion loss implemented in a CMOS process," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2001, pp. 432-435.
    • (2001) Proc. Eur. Solid-state Circuits Conf. (ESSCIRC) , pp. 432-435
  • 3
    • 0037259908 scopus 로고    scopus 로고
    • 5.8-GHz CMOS T/R switches with high and low substrate resistances in a 0.18-μm CMOS process
    • Jan.
    • Z. Li, H. Yoon, F.-J. Huang, and K. K. O, "5.8-GHz CMOS T/R switches with high and low substrate resistances in a 0.18-μm CMOS process," IEEE Microwave Wireless Compon. Lett., vol. 13, no. 1, pp. 1-3, Jan. 2003.
    • (2003) IEEE Microwave Wireless Compon. Lett. , vol.13 , Issue.1 , pp. 1-3
    • Li, Z.1    Yoon, H.2    Huang, F.-J.3    O, K.K.4
  • 6
    • 0141830840 scopus 로고    scopus 로고
    • 21.5 dBm power-handing 5 GHz transmit/receive CMOS switch realized by voltage division effect of stacked transistor configuration with depletion-layer-extended transistors (DETs)
    • Jun.
    • T. Ohnakado, S. Yamakawa, T. Murakami, A. Furukawa, E. Taniguchi, H. Ueda, N. Suematsu, and T. Oomori, "21.5 dBm power-handing 5 GHz transmit/receive CMOS switch realized by voltage division effect of stacked transistor configuration with depletion-layer-extended transistors (DETs)," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2003, pp. 25-28.
    • (2003) Symp. VLSI Circuits Dig. Tech. Papers , pp. 25-28
    • Ohnakado, T.1    Yamakawa, S.2    Murakami, T.3    Furukawa, A.4    Taniguchi, E.5    Ueda, H.6    Suematsu, N.7    Oomori, T.8
  • 9
    • 2942718788 scopus 로고    scopus 로고
    • Integrated CMOS transmit-receive switch using LC-tuned substrate bias for 2.4-GHz and 5.2-GHz applications
    • Jun.
    • N. A. Talwalkar, C. P. Yue, H. Gan, and S. S. Wong, "Integrated CMOS transmit-receive switch using LC-tuned substrate bias for 2.4-GHz and 5.2-GHz applications," IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 863-870, Jun. 2004.
    • (2004) IEEE J. Solid-state Circuits , vol.39 , Issue.6 , pp. 863-870
    • Talwalkar, N.A.1    Yue, C.P.2    Gan, H.3    Wong, S.S.4
  • 14
    • 1642365005 scopus 로고    scopus 로고
    • 26-42 GHz SOI CMOS low noise amplifier
    • Mar.
    • F. Ellinger, "26-42 GHz SOI CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 522-528, Mar. 2004.
    • (2004) IEEE J. Solid-state Circuits , vol.39 , Issue.3 , pp. 522-528
    • Ellinger, F.1
  • 16
    • 84893716142 scopus 로고    scopus 로고
    • A 0.7 dB insertion loss CMOS-SOI antenna switch with more than 50 dB isolation over the 2.5 to 5 GHz band
    • Sep.
    • C. Tinella, J. M. Fournier, D. Belot, and V. Knopik, "A 0.7 dB insertion loss CMOS-SOI antenna switch with more than 50 dB isolation over the 2.5 to 5 GHz band," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2002, pp. 483-486.
    • (2002) Proc. Eur. Solid-state Circuits Conf. (ESSCIRC) , pp. 483-486
    • Tinella, C.1    Fournier, J.M.2    Belot, D.3    Knopik, V.4
  • 18
    • 0000133648 scopus 로고    scopus 로고
    • Effects of substrate resistances on LNA performance and a bond-pad structure for reducing the effects in a silicon bipolar technology
    • Sep.
    • J. Colvin, S. Bhatia, and K. K. O, "Effects of substrate resistances on LNA performance and a bond-pad structure for reducing the effects in a silicon bipolar technology," IEEE J. Solid-State Circuits, vol. 34, no. 9, pp. 1339-1344, Sep. 1999.
    • (1999) IEEE J. Solid-state Circuits , vol.34 , Issue.9 , pp. 1339-1344
    • Colvin, J.1    Bhatia, S.2    O, K.K.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.