-
1
-
-
0033325117
-
"Device issues in the integration of analog/RF functions in deep submicron digital CMOS"
-
D. Buss, "Device issues in the integration of analog/RF functions in deep submicron digital CMOS," in IEDM Tech. Dig., 1999, pp. 423-426.
-
(1999)
IEDM Tech. Dig.
, pp. 423-426
-
-
Buss, D.1
-
2
-
-
27744528999
-
"Split gate engineering for RF/Analog application in sub 50 nm NMOSFET"
-
J. Yuan and J. C. S. Woo, "Split gate engineering for RF/Analog application in sub 50 nm NMOSFET," in Proc. SSDM, 2003, pp. 436-437.
-
(2003)
Proc. SSDM
, pp. 436-437
-
-
Yuan, J.1
Woo, J.C.S.2
-
3
-
-
0032670723
-
"Dual-material gate (DMG) field effect transistor"
-
Sep.
-
W. Long, H. Ou, J. M. Kuo, and K. K. Chin, "Dual-material gate (DMG) field effect transistor," IEEE Trans. Electron Devices, vol. 47, no. 9, pp. 865-870, Sep. 1999.
-
(1999)
IEEE Trans. Electron Devices
, vol.47
, Issue.9
, pp. 865-870
-
-
Long, W.1
Ou, H.2
Kuo, J.M.3
Chin, K.K.4
-
4
-
-
0035364878
-
"On the mobility versus drain current relation for a nanoscale MOSFET"
-
Jun.
-
M. Lundstrom, "On the mobility versus drain current relation for a nanoscale MOSFET," IEEE Electron Device Lett., vol. 22, no. 6, pp. 293-295, Jun. 2001.
-
(2001)
IEEE Electron Device Lett.
, vol.22
, Issue.6
, pp. 293-295
-
-
Lundstrom, M.1
-
5
-
-
49749131836
-
"A physical models for MOSFET output resistance"
-
J. H. Huang, Z. H. Liu, M. C. Jeng, P. K. Ko, and C. Hu, "A physical models for MOSFET output resistance," in IEDM Tech. Dig., 1992, pp. 569-572.
-
(1992)
IEDM Tech. Dig.
, pp. 569-572
-
-
Huang, J.H.1
Liu, Z.H.2
Jeng, M.C.3
Ko, P.K.4
Hu, C.5
-
6
-
-
0141761533
-
"Strained silicon nMOS with nickel-silicide metal gate"
-
Q. Xiang, J. S. Goo, J. Pan, B. Yu, S. Ahmed, J. Zhang, and M. R. Lin, "Strained silicon nMOS with nickel-silicide metal gate," in Symp. VLSI Tech. Dig., 2003, pp. 103-104.
-
(2003)
Symp. VLSI Tech. Dig.
, pp. 103-104
-
-
Xiang, Q.1
Goo, J.S.2
Pan, J.3
Yu, B.4
Ahmed, S.5
Zhang, J.6
Lin, M.R.7
-
7
-
-
0036932380
-
"Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates"
-
W. Maszara, Z. Krivokapic, P. King, J. S. Goollgweon, and M. R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in IEDM Tech. Dig., 2002, pp. 367-370.
-
(2002)
IEDM Tech. Dig.
, pp. 367-370
-
-
Maszara, W.1
Krivokapic, Z.2
King, P.3
Goollgweon, J.S.4
Lin, M.R.5
-
8
-
-
0842266648
-
"Threshold voltage control in NiSi-gated MOSFETs through silicidation induced impurity segregation (SIIS)"
-
J. Kedzierski, D. Boyd, P. Ronsheim, S. Zafar, J. Newbury, J. Ott, C. Carbral, M. Ieong, and W. Haensch, "Threshold voltage control in NiSi-gated MOSFETs through silicidation induced impurity segregation (SIIS)," in IEDM Tech. Dig., 2003, pp. 13.3.1-13.3.4.
-
(2003)
IEDM Tech. Dig.
-
-
Kedzierski, J.1
Boyd, D.2
Ronsheim, P.3
Zafar, S.4
Newbury, J.5
Ott, J.6
Carbral, C.7
Ieong, M.8
Haensch, W.9
-
9
-
-
13444310993
-
"Tunable work function in fully nickel silicided polysilicon gates for metal gate MOSFET applications"
-
Feb.
-
J. Yuan and J. C. S. Woo, "Tunable work function in fully nickel silicided polysilicon gates for metal gate MOSFET applications," IEEE Electron Device Lett., vol. 26, no. 2, pp. 87-89, Feb. 2005.
-
(2005)
IEEE Electron Device Lett.
, vol.26
, Issue.2
, pp. 87-89
-
-
Yuan, J.1
Woo, J.C.S.2
-
10
-
-
84881005409
-
"SILVACO International"
-
Santa Clara, CA
-
"SILVACO International," ATLAS User's Manual, Santa Clara, CA.
-
ATLAS User's Manual
-
-
|