Implementation of dynamic streaming applications on heterogeneous multi-processor architectures

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2005, Pages 57-62

  Henriksson, Tomas ^a   Kang, Jeffrey ^a   Van Der Wolf, Pieter ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

Dynamic applications; Platform interface; System level design

Indexed keywords

CONSUMER ELECTRONICS; INTERFACES (COMPUTER); REUSABILITY; STANDARDIZATION; SYSTEMS ANALYSIS; TRANSISTOR TRANSISTOR LOGIC CIRCUITS;

DYNAMIC APPLICATIONS; PLATFORM INTERFACE; SYSTEM LEVEL DESIGN;

MULTIPROCESSING SYSTEMS;

EID: 27644510399     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1084834.1084853     Document Type: Conference Paper

References (11)

1. G. Kahn. The semantics of a simple language for parallel programming. In Information Processing (J.L. Rosenfeld, Ed. North-Holland Publishing Co.) 1974.
2. E. A. Lee, D. G. Messerschmidt. Static scheduling of synchronous data flow graphs for digital signal processors. In Proceedings of the IEEE, vol. 75, pages 1235-1245, 1987.
3. A. Nieuwland et al. C-HEAP: A Heterogeneous Multi-processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems. Kluwer Journal of Design Automation for Embedded Systems, vol. 7, no. 3, pp. 233-270, ISSN 0929-5585, October 2002.
4. K. Goossens. A Protocol and Memory Manager for On-chip Communication. In ISCAS 2001 Conference Proceedings, vol. II, pages 225-228. ISCAS, May 2001.
5. M. Geilen, T. Basten. Reactive Process Networks, In EM-SOFT'04 Conference Proceedings, pages 137-146. EM-SOFT, September 2004.
6. P. Yang et al. Managing Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems. In ISSS'02 Conference Proceedings, pages 112-119. ISSS, October 2002.
7. J. Sztipanovits, G. Karsai, T. Bapty. Self-Adaptive Software for Signal Processing. Communications of the ACM, Vol. 41, No. 5, pages 66-72, May 1998.
8. G. A. Papadopoulos, F. Arbab. Dynamic Reconfiguration in Coordination Languages. In HPCN'2000 Conference Proceedings, pages 197-206, HPCN, May 2000.
9. M. Rutten, E.-J. Pol, J. Eijndhoven, K. Walters, G. Essink. Dynamic recofiguration of streaming graphs on a heterogeneous multiprocessor architecture. In SPIE Electronic Imaging: Embedded processors for Multimedia and Communications II, vol. 5683, pp. 53-63, 2005.
10. P. van der Wolf, E. de Kock, T. Henriksson, W. Kruijtzer, G. Essink. Design and Programming of Embedded Multiprocessors: An Interface-Centric Approach. In ISSS+CODES 2004 Conference Proceedings, pages 206-217, ISSS+CODES, September 2004.
11. P. Poplavko, T. Basten, M. Bekooij, J. van Meerbergen, B. Mesman. Task-level timing models for guaranteed performance in multiprocessor networks-on-chip. In CASES '03 Conference Proceedings, pages 63-72, CASES, October 2003.