메뉴 건너뛰기




Volumn 27, Issue 5, 2005, Pages 504-510

Low-power video decoding on a variable voltage processor for mobile multimedia applications

Author keywords

Low power; MPEG; SoC; Variable voltage; Video decoding

Indexed keywords

BLOCK CODES; COMPUTER SIMULATION; ELECTRIC POWER UTILIZATION; MOBILE TELECOMMUNICATION SYSTEMS; MULTIMEDIA SYSTEMS; VLSI CIRCUITS;

EID: 27344439950     PISSN: 12256463     EISSN: None     Source Type: Journal    
DOI: 10.4218/etrij.05.0905.0002     Document Type: Article
Times cited : (10)

References (14)
  • 2
    • 0242354912 scopus 로고    scopus 로고
    • Pipelined macroblock processing to reduce internal buffer size of motion estimation in multimedia SoCs
    • Oct.
    • S. Lee, "Pipelined Macroblock Processing to Reduce Internal Buffer Size of Motion Estimation in Multimedia SoCs," ETRI J., vol. 25, no. 5, Oct. 2003, pp. 297-304.
    • (2003) ETRI J. , vol.25 , Issue.5 , pp. 297-304
    • Lee, S.1
  • 3
    • 0347659193 scopus 로고    scopus 로고
    • Hardware-software implementation of MPEG-4 video codec
    • Dec.
    • S. Kim, J. Park, S. Park, B. Koo, K. Shin, K. Suh, I. Kim, N. Eum, and K. Kim, "Hardware-Software Implementation of MPEG-4 Video Codec," ETRI J., vol. 25, no. 6, Dec. 2003, pp. 489-502.
    • (2003) ETRI J. , vol.25 , Issue.6 , pp. 489-502
    • Kim, S.1    Park, J.2    Park, S.3    Koo, B.4    Shin, K.5    Suh, K.6    Kim, I.7    Eum, N.8    Kim, K.9
  • 5
    • 0025415048 scopus 로고
    • Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas
    • Feb.
    • T. Sakurai and A. Newton, "Alpha-Power Law MOSFET Model and Its Application to CMOS Inverter Delay and Other Formulas," IEEE J. of Solid State Circuits, vol. 25, no. 2, Feb. 1990, pp. 584-594.
    • (1990) IEEE J. of Solid State Circuits , vol.25 , Issue.2 , pp. 584-594
    • Sakurai, T.1    Newton, A.2
  • 6
    • 0346675005 scopus 로고    scopus 로고
    • Energy-constrained VDD/VTH hopping scheme with run-time power estimation for low-power real-time VLSI systems
    • Dec.
    • S. Lee, S. Lee, and T. Sakurai, "Energy-Constrained VDD/VTH Hopping Scheme with Run-Time Power Estimation for Low-Power Real-Time VLSI Systems," J. Circuits, Systems, and Computers, vol. 11, no. 6, Dec. 2002, pp. 601-620.
    • (2002) J. Circuits, Systems, and Computers , vol.11 , Issue.6 , pp. 601-620
    • Lee, S.1    Lee, S.2    Sakurai, T.3
  • 7
    • 7244239144 scopus 로고    scopus 로고
    • Energy-optimization for latency-and quality-constrained video applications
    • Oct.
    • C. Im and S. Ha, "Energy-Optimization for Latency-and Quality-Constrained Video Applications," IEEE Design and Test of Computers, vol. 33, no. 5, Oct. 2004, pp. 358-366.
    • (2004) IEEE Design and Test of Computers , vol.33 , Issue.5 , pp. 358-366
    • Im, C.1    Ha, S.2
  • 11
    • 0034848830 scopus 로고    scopus 로고
    • Low-energy intra-task voltage scheduling using static timing analysis
    • D. Shin, J. Kim, and S. Lee, "Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis," Proc. Design Automation Conf., 2001, pp. 438-443.
    • (2001) Proc. Design Automation Conf. , pp. 438-443
    • Shin, D.1    Kim, J.2    Lee, S.3
  • 12
    • 0033699538 scopus 로고    scopus 로고
    • Run-time voltage hopping for low-power real-time systems
    • S. Lee and T. Sakurai, "Run-Time Voltage Hopping for Low-Power Real-Time Systems," Proc. Design Automation Conf., 2000, pp. 806-809.
    • (2000) Proc. Design Automation Conf. , pp. 806-809
    • Lee, S.1    Sakurai, T.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.