High throughput and low memory access sub-pixel interpolation architecture for H.264/AVC HDTV decoder

IEEE Transactions on Consumer Electronics

Volumn 51, Issue 3, 2005, Pages 1006-1013

  Wang, Ronggang ^a   Li, Mo ^b   Li, Jintao ^b   Zhang, Yongdong ^b  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b NONE

Author keywords

AVC; H.264 Sub pixel interpolation; HDTV

Indexed keywords

DATA STRUCTURES; DECODING; HIGH DEFINITION TELEVISION; IMAGE ANALYSIS; IMAGE CODING; IMAGE COMMUNICATION SYSTEMS; IMAGE COMPRESSION; IMAGE QUALITY; INTERPOLATION; MOTION COMPENSATION; SIGNAL FILTERING AND PREDICTION;

HIGH DEFINITION TELEVISION DECODER; INTERPOLATION FILTERING; REDUCED MEMORY DATA TRANSFER; SUB-PIXEL INTERPOLATION;

DIGITAL TELEVISION;

EID: 27144481545     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2005.1510515     Document Type: Article

References (11)

1. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, "Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T Rec. H.264/ISO/IEC 14 496-10 AVC", JVTG050, 2003.
2. J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, T. Wedi, "Video coding with H.264/AVC: tools, performance, and complexity" IEEE Circuits and Systems Magazine, vol. 4, pp.7 - 28, First Quarter 2004
3. M. Horowitz, A.Joch, F. Kossentini, A. Hallapuro, "H.264/AVC baseline profile decoder complexity analysis", IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, pp.704 - 716, July 2003.
4. Hansoo Kim and In-Cheol Park, "High-Performance and Low-Power Memory-Interface Archeticture for Video Processing Application", IEEE Tran. Circuits Syst. Video Tech., vol 11, pp1160-1170, Nov.2001
5. Marco Winzker, Peter Pirsch and Jochen Reimers, "Architecture and Memory Requirements for stand-alone and hierarchical MPEG-HDTV-Decoders with Synchronous DRAMs", ISCAS'95, IEEE Inter.Sym., pp609-612,May 1995
6. Shih-Chang Hsia, "Efficient Memory IP Design for HDTV Coding Applications", IEEE Trans. Circuits Syst. Video Tech. vol 13, pp465-471, June 2003
7. Adrian Wise, Rob Whitton and Yazid, "Model for estimating prediction bandwidth for H.26L", JVT-E093, 2002
8. Shih-Hao Wang, Wen-Hsiao Peng, Yuwen He, Guan-Yi Lin, Chen-Yi Lin, Shih-Chien Chang, Chung-Neng Wang, Tihao Chiang, " A platform-based MPEG-4 advanced video coding (AVC) decoder with block level pipelining", Information, Communications and Signal Processing, 2003 and the Fourth Pacific Rim Conference on Multimedia. Proceedings of the 2003 Joint Conference of the Fourth International Conference onVolume 1, 15-18 Dec. 2003 Page(s):51 - 55 Vol.1
9. T. Wiegand, H. Schwarz, A. Joch, F. Kossentini, and G. J. Sullivan, "Rate-constrained coder control and comparison of video coding standards," IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, pp. 688-703, July 2003.
10. Jiahui Zhu, Ligang Hou, Wuchen Wu, Ronggang Wang, Chao Huang, JinTao Li, " High performance synchronous DRAMs controller in H.264 HDTV decoder", Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on Volume 3, 18-21 Oct. 2004 Page(s):1621 - 1624 vol.3
11. M.T. Sun, "VLSI architecture and implementation of a high-speed entropy decoder", IEEE International Sympoisum on Circuits and Systems, 1991. 11-14 June 1991 Page(s):200 - 203 vol.1