High speed max-log-MAP turbo SISO decoder implementation using branch metric normalization

Proceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI

Volumn , Issue , 2005, Pages 173-178

  Han, J H ^a   Erdogan, A T ^a,b   Arslan, T ^a,b  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b Institute of System Level Integration   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CELL LIBRARY; DECODER; SOFT-IN-SOFT-OUT (SISO); TURBO DECODER;

ALGORITHMS; CMOS INTEGRATED CIRCUITS; ENERGY UTILIZATION; TECHNOLOGY TRANSFER;

DECODING;

EID: 26844562528     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error correction coding and decoding: Turbo codes", Proc. 1993 Inter. Conf. Commun., May 1993, pp. 1064-1070.
2. E. Yeo, B. Nikolic, and V. Anantharam, "Iterative Decoder Architectures", IEEE Commun. Magazine, August 2003, pp. 132-140.
3. Olaf J. Joeressen, Martin Vaupel, and Heinrich Meyr, "High-Speed VLSI Architectures for Soft-Output Viterbi Decoding", Proc. IEEE Int. Conf. Application Specific Array Processors, August 1992, pp.373-384.
4. Robertson, E. Villebrun, and P. Hoeher, "A comparison of optimal and sub-optimal decoding algorithm", Proc. IEEE Int. Conf. Commun., 1995, pp. 1009-1013.
5. H. Dawid, and H. Meyer, "Real-time algorithms and VLSI architectures for soft output MAP convolutional decoding", IEEE Int. Sym. PIMRC, Vol. 1, Sept. 1995, pp. 193-197.
6. Z. Wang, H. Suzuki, and K. K. Pahri, "VLSI implementation issues of turbo decoder design for wireless applications", Proc. IEEE Int. Workshop Signal Processing Syst., 1999, pp. 503-512.
7. Masera, M. Mazza, G. Piccinini, F. Viglione, and M. Zamboni, "Architecture Strategies for Low-Power VLSI Turbo Decoders", IEEE Tran. on VLSI Sys. Vol. 10, No. 3, June 2002, pp. 279-285.
8. Bickerstaff, M.A.; Garrett, D.; Prokop, T.; Thomas, C.; Widdup, B.; Gongyu Zhou; Davis, L.M.; Woodward, G.; Nicol, C.; Ran-Hong Van, "A Unified Turbo/Viterbi Channel Decoder for 3GPP Mobile Wireless inn 0.18nm CMOS", IEEE J. Solid State Circuits, Vol. 37, No. 11, Nov. 2002, pp. 1555-1564.
9. S. J. Lee, N. R. Shanbhag, and A. C. Singer, "A Low-Power VLSI Architecture for Turbo Decoding", ISLPED03, August 2003, pp.366-371.
10. C. Thomas, M. A. Bickerstaff, and L. M. Davis, T. Prokop, Be. Widdup, G. Zhou, D, Barret, and C. Nicol, "Integrated Circuits for Channel Coding in 3G Cellular Mobile Wireless Systems", IEEE Commun. Magazine, August 2003, pp. 150-159.
11. G. Montorsi, and S. Benedetto, "Design of Fixed-Point Iterative Decoders for Concatenated Codes with Interleavers", IEEE J. on Selected Areas in Commun. Vol. 19, No. 5, May 2001, pp.871-882.
12. 3GPP TS 25.212, "Multiplexing and Channel Coding (FDD)", v. 4.6.0, Sept. 2002.
13. J. Hagenauer, E. Offer, and L. Papke, "Iterative Decoding of Binary Block and Convolutional Codes", IEEE Tran. Info. Theory, Vol. 42, March 1996, pp. 429-445