Reconfigurable hardware implementation of neural networks for humanoid locomotion

Lecture Notes in Computer Science

Volumn 3562, Issue PART II, 2005, Pages 395-404

  Prieto, Beatriz ^a   De Lope, Javier ^a   Maravall, Darío ^a  

^a UNIVERSIDAD POLITÉCNICA DE MADRID   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

DATA ACQUISITION; FIELD PROGRAMMABLE GATE ARRAYS; OPTIMIZATION; TRANSFER FUNCTIONS;

FPGA IMPLEMENTATION; LINEAR PROCESSING UNITS; NETWORK RECONFIGURATION;

NEURAL NETWORKS;

EID: 26444553364     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11499305_41     Document Type: Conference Paper

References (12)

1. Kopacek, P. (2005) Advances in Robotics, Proc. of 10th Int. Workshop on Computer Aided Systems Theory, 272-274
2. De Lope, J., Maravall, D. (2004) A biomimetic approach for the stability of biped robots. Proc. of 5th Int. Conf. on Climbing and Walking Robots
3. De Lope, J., González-Careaga, R., Zarraonandia, T., Maravall, D. (2003) Inverse kinematics for humanoid robots using artificial neural networks. In R. Moreno-Díaz, F.R. Pichler (eds.) Computer Aided Systems Theory - EUROCAST-2003, LNCS 2809. Springer-Verlag, Berlin, 448-459
4. De Lope, J., Zarraonandia, T., González-Careaga, R., Maravall, D. (2003) Solving the inverse kinematics in humanoid robots: A neural approach. In J. Mira, J.R. Álvarez (eds.) Artificial Neural Nets Problem Solving Methods, LNCS 2687. Springer-Verlag, Berlin, 177-184
5. Cox, C.E., Blanz, E. (1992) Ganglion - A fast field-programmable gate array implementation of a connectionist classifier. IEEE J. of Solid-State Circuits, 28, 288-299
6. Eldredge, J.G., Hutchings, B.L. (1994) Density of enhancement of a neural network using FPGAs and run-time reconfiguration. Proc. of IEEE Workshop on Field-Programmable Custom Computing Machines, 180-188
7. Eldredge, J.G., Hutchings, B.L. (1994) RRANN: A hardware implementation of the back-propagation algorithm using reconfigurable FPGAs. Proc. of IEEE Int. Conf. on Neural Networks, 2097-2102
8. James-Roxby, P. (2000) Adapting constant multipliers in a neural network implementation. Proc. of IEEE Symposium on Field-Programable Custom Computing Machines, 335-336
9. Pérez-Uribe, A., Sánchez, E. (1996) FPGA implementation of an adaptable-size neural network. Proc. of 6th. Int. Conf. on Artificial Neural Network, 382-388
10. Marchesi, M., Orlandini, G., Piezza, F., Uncini, A. (1993) Fast neural networks without multipliers. IEEE Trans. on Neural Networks, 4, 53-62
11. Nichols, K.R., Moussa, M. A., Areibi, S.M. (2002) Feasibility of floating-point arithmetic in FPGA based artificial neural networks. Proc. of 15th Int. Conf. on Computer Applications in Industry and Engineering, 8-13
12. Wolf, D.F., Romero, R.A.F., Marques, E. (2001) Using embedded processors in hardware models of artificial neural networks. Proc. do Simposio Brasileiro de Automatao Inteligente, 78-83