A new methodology for efficient synchronization of RNS-based VLSI systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2451, Issue , 2002, Pages 188-197

  González, Daniel ^a   García, Antonio ^a   Jullien, Graham A ^b   Ramírez, Javier ^a   Parrilla, Luis ^a   Lloris, Antonio ^a  

^a UNIVERSITY OF GRANADA   (Spain)

^b UNIVERSITY OF CALGARY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT MANUFACTURE; SYNCHRONIZATION; VLSI CIRCUITS;

CLOCK DISTRIBUTION; CURRENT SUPPLIES; GLOBAL CLOCKS; INSTANTANEOUS CURRENT; INTEGRATION LEVELS; LARGE AMOUNTS; NEW APPROACHES; TIME DISTRIBUTION;

CLOCKS;

EID: 25744455994     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45716-x_19     Document Type: Conference Paper

References (15)

1. J. Yuan and C. Svensson, “High-speed CMOS Circuit Technique”, IEEE Journal of Solid State Circuits, vol 24, no. 1, pp. 62–70, Jan. 1989.
2. D. W. Bailey and B. J. Benchsneider, “Clocking Design and Analysis for a 600-MHz Alpha Microprocessor”, IEEE Journal of Solid State Circuits, vol 33, pp.1627–1633, Dec 1998.
3. P. Ramanathan, A. J. Dupont and K. G. Shin, “Clock Distribution in General VLSI Circuits.” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol 41, no. 5, pp. 395–404, May 1994.
4. J. Yoo, G. Gopalakrishnan and K. F. Smith, “Timing Constraints for High-speed Counterflow-clocked Pipelining”, IEEE Transactions on VLSI Systems, vol. 7, no. 2, pp. 167–173, Jun. 1999.
5. E. B. Hogenauer, “An Economical Class of Digital Filters for Decimation and Interpolation”, IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 29, no. 2, pp. 155–162, Feb. 1981.
6. U. Meyer-Bäse, A. Garcia and F. J. Taylor, “Implementation of a Communications Channelizer using FPGAs and RNS Arithmetic”, Journal of VLSI Signal Processing, vol. 28, no. 1/2, pp. 115-128, May 2001.
7. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology, McGraw-Hill, NY, 1967.
8. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, IEEE Press, 1986.
9. W. D. Grover, “A New Method for Clock Distribution.” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol 41, no. 2, pp. 149–160, Feb. 1994.
10. M.A.B. Jackson, A. Srinivasan and E.S. Kuh, “Clock Routing for High Performance IC’s” 27th ACM/IEEE Design Automation Conference, 1990.
11. D. F. Wann and N. A. Franklin, “Asynchronous and Clocked Control Structures for VLSI Based Interconnect Networks”, IEEE Transactions on Computers, vol 32, no.5, pp. 284–293, May 1983.
12. E. G. Friedman, “Clock Distribution Networks in Synchronous Digital Integrated Circuits”. Proceedings of the IEEE, vol. 89, no. 5, pp. 665–692, May 2001.
13. E. G. Friedman and S. Powell, “Design and Analysis of an Hierarchical Clock Distribution System for Synchronous Cell/macrocell VLSI”, IEEE Journal of Solid State Circuits, vol. 21, no. 2, pp., 240–246, Apr. 1986.
14. M. Shoji, “Elimination of Process-dependent Clock skew in CMOS VLSI“. IEEE Journal of Solid State Circuits, vol. 21, pp. 869–880, Oct. 1986.
15. MOSIS Process Information, “Hewlett Packard AMOS14TB”, http://www.mosis.org/technical/processes/proc-hp-amos14tb.html