A surface potential model for predicting substrate noise coupling in integrated circuits

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 9, 2005, Pages 1797-1803

  Kristiansson, Simon ^a   Ingvarson, Fredrik ^a   Kagganti, Shiva Prasad ^a   Simić, Nebojša ^a   Zgrda, Marinel ^a   Jeppson, Kjell O ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

Guard band isolation; Substrate noise coupling; Substrate potential modeling

Indexed keywords

ELECTRIC POTENTIAL; FINITE ELEMENT METHOD; MATHEMATICAL MODELS; MULTILAYERS; NOISE ABATEMENT; SUBSTRATES;

GUARD BAND ISOLATION; SUBSTRATE NOISE COUPLING; SUBSTRATE POTENTIAL MODELING;

INTEGRATED CIRCUITS;

EID: 25144459880     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.848172     Document Type: Conference Paper

References (16)

1. M. Xu, D. K. Su, D. K. Shaeffer, T. H. Lee, and B. A. Wooley, "Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 473-485, Mar. 2001.
2. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 420-430, Apr. 1993.
3. SubstrateStorm. Cadence Design System. [Online]. Available: http://www.cadence.com/datasheets/substratestorm.html
4. S. Kristiansson, S. P. Kagganti, T. Ewert, F. Ingvarson, J. Olsson, and K. O. Jeppson, "Substrate resistance modeling for noise coupling analysis," in Proc. IEEE Int. Conf. Microelectronic Test Structures, Mar. 2003, pp. 124-129.
5. S. Kristiansson, F. Ingvarson, S. P. Kagganti, and K. O. Jeppson, "A surface potential model for predicting substrate noise coupling in integrated circuits," in Proc. IEEE Custom Integrated Circuits Conf., Oct. 2004, pp. 497-500.
6. E. Sunde, Earth Conduction Effects in Transmission Systems. New York: Wiley, 1949.
7. P. Schumann Jr. and E. Gardner, "Application of multilayer potential distribution to spreading resistance correction factors," J. Electrochem. Soc., vol. 116, no. 1, pp. 87-91, 1969.
8. S. C. Choo, M. S. Leong, and K. L. Kuan, "On the calculation of spreading resistance correction factors." Solid-State Electron., vol. 19, pp. 561-565, 1976.
9. D. K. Reitan and T. J. Higgins, "Calculation of the electrical capacitance of a cube," J. Appl. Phys., vol. 22, no. 2, pp. 223-226, Feb. 1951.
10. _, "Accurate determination of the capacitance of a thin rectangular plate," Trans. Amer. Inst. Electr. Eng. - Commun. Electron., vol. 75, no. 28. pp. 761-766, Jan. 1957.
11. M. Pfost, H.-M. Rein, and T. Holzwarth, "Modeling substrate effects in the design of high-speed Si-Bipolar IC's," IEEE J. Solid-State Circuits, vol. 31, no. 10. pp. 1493-1501, Oct. 1996.
12. Femlab 3.0. Comsol. [Online]. Available: http://www.comsol.com/
13. D. Ozis, T. Fiez, and K. Mayaram, "A comprehensive geometry-dependent macromodel for substrate noise coupling in heavily doped CMOS processes," in Proc. IEEE Custom Integrated Circuits Conf., 2002, pp. 497-500.
14. N. K. Verghese, D. J. Allstot, and M. A. Wolfe, "Verification techniques for substrate coupling and their application to mixed-signal IC design," IEEE J. Solid-State Circuits, vol. 31. no. 3, pp. 354-365, Mar. 1996.
15. S. P. Kagganti, S. Kristiansson, F. Ingvarson, and K. O. Jeppson, "Resistance modeling in ID, 2D. and 3-D for substrate networks," Physica Scripta, vol. T114, pp. 217-222, 2004.
16. H. Lan, T. W. Chen, C. O. Chui, and R. W. Dutton, "Compact modeling and experimental verification of substrate resistance in lightly doped substrates," in Proc. 12th Workshop on Synthesis and System Integration of Mixed Information Technologies, Oct. 2004, pp. 189-195.