|
Volumn 2003-November, Issue , 2003, Pages 486-495
|
Mechanical and Electrical Characterization of an IC Bond Pad Stack Using a Novel In-situ Methodology
|
Author keywords
[No Author keywords available]
|
Indexed keywords
DATA VISUALIZATION;
LOW-K DIELECTRIC;
SEMICONDUCTOR DEVICE MANUFACTURE;
SILICON WAFERS;
TIMING CIRCUITS;
BONDPAD;
CMP PROCESS;
ELECTRICAL CHARACTERIZATION;
INTERCONNECT STRUCTURES;
MECHANICAL AND ELECTRICAL;
MECHANICAL CHARACTERIZATIONS;
SEMICONDUCTOR INDUSTRY;
SI DEVICES;
WAFER LEVEL TEST;
WIREBONDING;
INTEGRATED CIRCUITS;
|
EID: 24644515426
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.31399/asm.cp.istfa2003p0486 Document Type: Conference Paper |
Times cited : (6)
|
References (14)
|