Dynamic symmetry reduction

Lecture Notes in Computer Science

Volumn 3440, Issue , 2005, Pages 382-396

  Emerson, E Allen ^a   Wahl, Thomas ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; FORMAL LOGIC; ITERATIVE METHODS; MATHEMATICAL MODELS; PROBLEM SOLVING;

FIXPOINT ITERATIONS; MODEL CHECKING; SYMMETRY REDUCTION;

COMPUTATION THEORY;

EID: 24644503714     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/978-3-540-31980-1_25     Document Type: Conference Paper

References (19)

1. [BG02] Sharon Barner and Orna Grumberg. Combining symmetry reduction and under-approximation for symbolic model checking. Computer-Aided Verification (CAV), 2002.
2. [Bry86] Randy E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, 1986.
3. [CC77] Patrick Cousot and Radhia Cousot. Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints. Principles of Programming Languages (POPL), 1977.
4. [CE81] Edmund M. Clarke and E. Allen Emerson. The design and synthesis of synchronization skeletons using temporal logic. Logic of Programs (LOP), 1981.
5. [CEF J96] Edmund M. Clarke, Reinhard Enders, Thomas Filkorn, and Somesh Jha. Exploiting symmetry in temporal logic model checking. Formal Methods in System Design (FMSD), 1996.
6. [ES96] E. Allen Emerson and A. Prasad Sistla. Symmetry and model checking. Formal Methods in System Design (FMSD), 1996.
7. [ET99] E. Allen Emerson and Richard J. Trefler. From asymmetry to full symmetry: New techniques for symmetry reduction in model checking. Conference on Correct Hardware Design and Verification Methods (CHARME), 1999.
8. [EW03] E. Allen Emerson and Thomas Wahl. On combining symmetry reduction and symbolic representation for efficient model checking. Conference on Correct Hardware Design and Verification Methods (CHARME), 2003.
9. [God99] Patrice Godefroid. Exploiting symmetry when model-checking software. Formal Methods for Protocol Engineering and Distributed Systems (FORTE), 1999.
10. +03] Martijn Hendriks, Gerd Behrmann, Kim Guldstrand Larsen, Peter Niebert, and Frits W. Vaandrager. Adding symmetry reduction to uppaal. Formal Modeling and Analysis of Timed Systems (FORMATS), 2003.
11. [ID96] C. Norris Ip and David L. Dill. Better verification through symmetry. Formal Methods in System Design (FMSD), 1996.
12. [LS03] Shuvendu Lahiri and Sanjit Seshia. UCLID: A Verification Tool for Infinite-State Systems, http://www-2.cs.cmu.edu/~uclid/, 2003.
13. [MD96] Ralph Melton and David L. Dill. Murφ Annotated Reference Manual, rel. 3.1. http://verify.stanford.edu/dill/murphi.html, 1996.
14. [MS91] John M. Mellor-Crummey and Michael L. Scott. Algorithms for scalable synchronization on shared-memory multiprocessors. ACM Transactions on Computer Systems (TOCS), 1991.
15. [PB99] Manish Pandey and Randal E. Bryant. Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation. IEEE Transactions on Computer-Aided Design, 1999.
16. [PXZ02] Amir Pnueli, Jessie Xu, and Leonore Zuck. Liveness with (0, 1, ∞)-Counter abstraction. Computer-Aided Verification (CAV), 2002.
17. [QS82] Jean-Pierre Quielle and Joseph Sifakis. Specification and verification of concurrent systems in cesar. 5th International Symposium on Programming, 1982.
18. [SGE00] A. Prasad Sistla, Viktor Gyuris, and E. Allen Emerson. Smc: a symmetry-based model checker for verification of safety and liveness properties. ACM Transactions on Software Engineering and Methodology, 2000.
19. [Som01] Fabio Somenzi. The CU Decision Diagram Package, release 2.3.1. http://vlsi.Colorado.edu/~fabio/CUDD/, 2001.