메뉴 건너뛰기




Volumn 20, Issue 1, 2001, Pages 51-57

Using lower bounds during dynamic BDD minimization

Author keywords

BDDs; Lower bound; Minimization; Representation; Sifting; Variable ordering; Verification; VLSI CAD

Indexed keywords

BINARY DECISION DIAGRAMS (BDD);

EID: 0035063566     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.905674     Document Type: Article
Times cited : (38)

References (23)
  • 4
    • 0026107125 scopus 로고
    • On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication
    • Feb.
    • (1991) IEEE Trans. Comput. , vol.40 , pp. 205-213


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.